Designs of K-Band Divide-by-2 and Divide-by-3 Injection-Locked Frequency Divider with Darlington Topology

NCUIR > College of Electrical Engineering & Computer Science > Department of Electrical Engineering > journal & Dissertation > Item 987654321/107014

Please use this identifier to cite or link to this item: https://ir.lib.ncu.edu.tw/handle/987654321/107014

Title:	Designs of K-Band Divide-by-2 and Divide-by-3 Injection-Locked Frequency Divider with Darlington Topology
Authors:	邱煥凱;Chien, Kuan-Hsiu;Chen, Jian-Ying;Chiou, Hwann-Kaeo
Contributors:	資訊電機學院電機工程學系
Keywords:	CMOS process;Consumption;Darlington cell;Frequency conversion;injection-locked frequency divider (ILFD);Integrated circuits;LC resonance technique;Mathematical model;Oscillators;Q-factor;single and differential injectors;Topology;Transconductance;Transistors
Date:	2015-09-01
Issue Date:	2026-04-23 13:52:54 (UTC+8)
Publisher:	Institute of Electrical and Electronics Engineers Inc.;New York: IEEE
Abstract:	摘要： This paper presents divide-by-2 and divide-by-3 injection-locked frequency dividers (ILFDs) using a Darlington cell in a TSMC 0.18- μm CMOS process. The Darlington cell has higher transconductance than the traditional cross-coupled common source cell for free-running oscillator that reduces the power consumption of ILFDs. Besides, an LC resonance technique is used in the proposed divide-by-2 ILFD to achieve lower power consumption and wide locking range. This work provides an analytic method to choose the injector size for widening the locking range and lowering the power consumption. The measured locking range of the proposed divide-by-2 ILFD is from 20.5 to 22.9 GHz. The measured operation range of the divide-by-3 ILFD is from 24.71 to 28 GHz. The measured phase noises of two dividers under locked condition are -138.3 and -140.35 dBc/Hz at an offset of 1 MHz when the input referred signals have phase noises of -132.54 and -131.5 dBc/Hz, respectively. Meanwhile, both phase noise differences with respect to injection signal are 5.76 and 8.85 dBc, which are close to the theoretical values of 6 and 9.5 dBc. The core power consumptions are 1.73 and 5.13 mW with the supply voltages of 1.2 and 1.45 V, and the chip sizes are 0.8 × 0.75 mm 2 and 0.77 × 0.79 mm 2 , respectively. 其他題名： TMTT 出版者： New York: IEEE 出版日期： 2015-09-01 出處： IEEE transactions on microwave theory and techniques, 2015-09, Vol.63 (9), p.2877-2888 資源來源： IEEE Electronic Library (IEL) 版權： Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2015 識別號： ISSN: 0018-9480 識別號： EISSN: 1557-9670 識別號： DOI: 10.1109/TMTT.2015.2449853 識別號： CODEN: IETMAB
Appears in Collections:	[Department of Electrical Engineering] journal & Dissertation

Files in This Item:

File	Description	Size	Format
index.html		0Kb	HTML	12	View/Open

社群 sharing

Loading...