中大學術數位典藏-NCU Institutional Repository-提供博碩士論文、考古題、期刊論文、研究計畫等下載:Item 987654321/107518
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 94201/94201 (100%)
Visitors : 81548030      Online Users : 1917
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: https://ir.lib.ncu.edu.tw/handle/987654321/107518


    Title: VLSI design of an SVM learning core on sequential minimal optimization algorithm
    Authors: 王家慶;Kuan, Ta-Wen;Wang, Jhing-Fa;Wang, Jia-Ching;Lin, Po-Chuan;Gu, Gaung-Hui
    Contributors: 資訊電機學院資訊工程學系
    Keywords: Algorithm design and analysis;Algorithms;Applied sciences;Chips;Circuit properties;Circuit synthesis;Design engineering;Design. Technologies. Operation analysis. Testing;Digital circuits;Electric, optical and optoelectronic circuits;Electronic circuits;Electronics;Exact sciences and technology;Field-programmable gate array (FPGA);Integrated circuits;Kernel;Optimization;Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices;sequential minimal optimization (SMO);support vector machine (SVM);Support vector machines;Training;Trains;Very large scale integration;VLSI design
    Date: 2012-04-01
    Issue Date: 2026-04-23 14:16:09 (UTC+8)
    Publisher: Institute of Electrical and Electronics Engineers Inc.;New York, NY: IEEE
    Abstract: 摘要: The sequential minimal optimization (SMO) algorithm has been extensively employed to train the support vector machine (SVM). This work presents an efficient application specific integrated circuit chip design for sequential minimal optimization. This chip is implemented as an intellectual property core, suitable for use in an SVM-based recognition system on a chip. The proposed SMO chip was tested and found to be fully functional, using a prototype system based on the Altera DE2 board with a Cyclone II 2C70 field-programmable gate array.
    其他題名: TVLSI
    出版者: New York, NY: IEEE
    出版日期: 2012-04-01
    出處: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2012-04, Vol.20 (4), p.673-683
    資源來源: IEEE Electronic Library (IEL)
    版權: 2015 INIST-CNRS
    版權: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) Apr 2012
    識別號: ISSN: 1063-8210
    識別號: EISSN: 1557-9999
    識別號: DOI: 10.1109/TVLSI.2011.2107533
    識別號: CODEN: IEVSE9
    Appears in Collections:[Department of Computer Science and information Engineering] journal & Dissertation

    Files in This Item:

    File Description SizeFormat
    index.html0KbHTML25View/Open


    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 隱私權政策聲明