中大學術數位典藏-NCU Institutional Repository-提供博碩士論文、考古題、期刊論文、研究計畫等下載:Item 987654321/107715
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 94201/94201 (100%)
Visitors : 81578675      Online Users : 2631
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: https://ir.lib.ncu.edu.tw/handle/987654321/107715


    Title: Low-cost self-test techniques for small RAMs in SOCs using enhanced IEEE 1500 test wrappers
    Authors: 李進福;Huang, Yu-Jen;Li, Jin-Fu
    Contributors: 資訊電機學院電機工程學系
    Keywords: Applied sciences;Built-in self-test;built-in self-test (BIST);Design. Technologies. Operation analysis. Testing;Diagnosis;Electronics;Exact sciences and technology;IEEE 1500;Integrated circuits;Integrated circuits by function (including memories and processors);multi-port RAM;Rams;Random access memory;random access memory (RAM);Reduction;Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices;Simulation;System-on-a-chip;system-on-chip (SOC);Test times;Testing, measurement, noise and reliability;Very large scale integration
    Date: 2012-01-01
    Issue Date: 2026-04-23 14:22:46 (UTC+8)
    Publisher: Institute of Electrical and Electronics Engineers Inc.;New York, NY: IEEE
    Abstract: 摘要: This paper proposes an enhanced IEEE 1500 test wrapper to support the testing and diagnosis of the single-port or multi-port RAM core attached to the enhanced IEEE 1500 test wrapper without incurring large area overhead to small memories. Effective test time reduction techniques for the proposed test scheme are also proposed. Simulation results show that the additional area cost for implementing the enhanced IEEE 1500 test wrapper is only about 0.58% for a 64 K-bit single-port RAM and only 0.57% for a 64 K-bit two-port RAM in 90-nm technology.
    其他題名: TVLSI
    出版者: New York, NY: IEEE
    出版日期: 2012-11-01
    出處: IEEE transactions on very large scale integration (VLSI) systems, 2012-11, Vol.20 (11), p.2123-2127
    資源來源: IEEE Electronic Library (IEL)
    版權: 2015 INIST-CNRS
    版權: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) Nov 2012
    識別號: ISSN: 1063-8210
    識別號: EISSN: 1557-9999
    識別號: DOI: 10.1109/TVLSI.2011.2165568
    識別號: CODEN: IEVSE9
    Appears in Collections:[Department of Electrical Engineering] journal & Dissertation

    Files in This Item:

    File Description SizeFormat
    index.html0KbHTML10View/Open


    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 隱私權政策聲明