中大學術數位典藏-NCU Institutional Repository-提供博碩士論文、考古題、期刊論文、研究計畫等下載:Item 987654321/107890
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 94201/94201 (100%)
Visitors : 81643535      Online Users : 6313
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: https://ir.lib.ncu.edu.tw/handle/987654321/107890


    Title: Novel Spare TSV Deployment for 3-D ICs Considering Yield and Timing Constraints
    Authors: 陳聿廣;Chen, Yu-Guang;Wen, Wan-Yu;Shi, Yiyu;Hon, Wing-Kai;Chang, Shih-Chieh
    Contributors: 資訊電機學院電機工程學系
    Keywords: 3D IC;Fault tolerance;Fault tolerant systems;Integrated circuit reliability;Reliability;Routing;Three-dimensional displays;Through-silicon vias;Timing;TSV
    Date: 2015-04-01
    Issue Date: 2026-04-23 14:27:59 (UTC+8)
    Publisher: Institute of Electrical and Electronics Engineers Inc.;IEEE
    Abstract: 摘要: In 3-D integrated circuits, through silicon via (TSV) is a critical enabling technique to provide vertical connections. However, it may suffer from many reliability issues such as undercut, misalignment, or random open defects. Various fault-tolerance mechanisms have been proposed in literature to improve yield, at the cost of significant area overhead. In this paper, we focus on the structure that uses one spare TSV for a group of original TSVs, and study the optimal assignment of spare TSVs under yield and timing constraints to minimize the total area overhead. We show that such problem can be modeled as a constrained graph decomposition problem. Two efficient heuristics are further developed to address this problem. Experimental results show that under the same yield and timing constraints, our heuristic can reduce the area overhead induced by the fault-tolerance mechanisms by up to 61%, compared with a seemingly more intuitive nearest-neighbor-based heuristic.
    其他題名: TCAD
    出版者: IEEE
    出版日期: 2015-04
    出處: IEEE transactions on computer-aided design of integrated circuits and systems, 2015-04, Vol.34 (4), p.577-588
    資源來源: IEEE Xplore (NTUSG)
    識別號: ISSN: 0278-0070
    識別號: EISSN: 1937-4151
    識別號: DOI: 10.1109/TCAD.2014.2385759
    識別號: CODEN: ITCSDI
    Appears in Collections:[Department of Electrical Engineering] journal & Dissertation

    Files in This Item:

    File Description SizeFormat
    index.html0KbHTML17View/Open


    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 隱私權政策聲明