中大學術數位典藏-NCU Institutional Repository-提供博碩士論文、考古題、期刊論文、研究計畫等下載:Item 987654321/107917
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 94274/94274 (100%)
Visitors : 82919393      Online Users : 1761
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: https://ir.lib.ncu.edu.tw/handle/987654321/107917


    Title: Optimization and implementation of scaling-free CORDIC-based direct digital frequency synthesizer for body care area network systems
    Authors: 陳竹一;Juang, Ying-Shen;Ko, Lu-Ting;Chen, Jwu-E.;Sung, Tze-Yun;Hsin, Hsi-Chin
    Contributors: 資訊電機學院電機工程學系
    Keywords: Algorithms;Computer Simulation;Computer Systems;Computers;Humans;Medical Informatics - methods;Models, Statistical;Models, Theoretical;Neural Networks, Computer;Reproducibility of Results;Signal Processing, Computer-Assisted - instrumentation;Signal-To-Noise Ratio;Software
    Date: 2012-12-03
    Issue Date: 2026-04-23 14:28:50 (UTC+8)
    Publisher: Hindawi Publishing Corporation;Cairo, Egypt: Hindawi Puplishing Corporation
    Abstract: 摘要: Coordinate rotation digital computer (CORDIC) is an efficient algorithm for computations of trigonometric functions. Scaling-free-CORDIC is one of the famous CORDIC implementations with advantages of speed and area. In this paper, a novel direct digital frequency synthesizer (DDFS) based on scaling-free CORDIC is presented. The proposed multiplier-less architecture with small ROM and pipeline data path has advantages of high data rate, high precision, high performance, and less hardware cost. The design procedure with performance and hardware analysis for optimization has also been given. It is verified by Matlab simulations and then implemented with field programmable gate array (FPGA) by Verilog. The spurious-free dynamic range (SFDR) is over 86.85 dBc, and the signal-to-noise ratio (SNR) is more than 81.12 dB. The scaling-free CORDIC-based architecture is suitable for VLSI implementations for the DDFS applications in terms of hardware cost, power consumption, SNR, and SFDR. The proposed DDFS is very suitable for medical instruments and body care area network systems.
    其他題名: Comput Math Methods Med
    出版者: Cairo, Egypt: Hindawi Puplishing Corporation
    出版日期: 2012-01-01
    出處: Computational and mathematical methods in medicine, 2012-01, Vol.2012 (2012), p.1-9
    資源來源: EBSCOhost Academic Search Premier
    版權: Copyright © 2012 Ying-Shen Juang et al.
    版權: Copyright © 2012 Ying-Shen Juang et al. 2012
    識別號: ISSN: 1748-670X
    識別號: ISSN: 1748-6718
    識別號: EISSN: 1748-6718
    識別號: DOI: 10.1155/2012/651564
    識別號: PMID: 23251230
    Appears in Collections:[Department of Electrical Engineering] journal & Dissertation

    Files in This Item:

    File Description SizeFormat
    index.html0KbHTML18View/Open


    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 隱私權政策聲明