Threshold voltage design of UTB SOI SRAM with improved stability/ variability for ultralow voltage near subthreshold operation

NCU Institutional Repository > 資訊電機學院 > 電機工程學系 > 期刊論文 > Item 987654321/108449

請使用永久網址來引用或連結此文件: https://ir.lib.ncu.edu.tw/handle/987654321/108449

題名:	Threshold voltage design of UTB SOI SRAM with improved stability/ variability for ultralow voltage near subthreshold operation
作者:	胡璧合;Hu, Vita Pi-Ho;Fan, Ming-Long;Su, Pin;Chuang, Ching-Te
貢獻者:	資訊電機學院電機工程學系
關鍵詞:	Applied sciences;Circuit stability;Condensed matter: electronic structure, electrical, magnetic, and optical properties;Design. Technologies. Operation analysis. Testing;Electronic structure and electrical properties of surfaces, interfaces, thin films and low-dimensional structures;Electronics;Exact sciences and technology;Integrated circuits;Integrated circuits by function (including memories and processors);Metal gate;Performance evaluation;Physics;Random access memory;Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices;SOI;Stability analysis;subthreshold SRAM;Surface double layers, schottky barriers, and work functions;Threshold voltage;Transistors;ultrathin-body;variability;Wireless sensor networks
日期:	2013-07-26
上傳時間:	2026-04-23 14:49:45 (UTC+8)
出版者:	Institute of Electrical and Electronics Engineers Inc.;New York, NY: IEEE
摘要:	摘要： This paper analyzes and compares the stability, margin, performance, and variability of ultrathin-body (UTB) SOI 6T SRAM cells operating near the subthreshold region with different threshold voltage (V th ) design. Our results indicate that UTB SOI 6T SRAM cell using low V th devices (\|V th \| = 0.19 V) shows a comparable read static noise margin (RSNM), 41% improvement in σRSNM, 84% improvement in write static noise margin (WSNM), and 67% improvement in σWSNM as compared with the case using higher V th devices (\|V th \| = 0.49 V). As V th decreases (work function moves to the band edge), the "cell" access time improves significantly with correspondingly higher standby leakage. For low V th devices (\|V th \| = 0.19 V), it is shown that lowering bit-line precharge voltage by 50 mV reduces the standby leakage by 20%. Our study suggests that the lower V th devices operating slightly into super-threshold region improve the stability/variability significantly and offer higher performance for ultralow voltage SRAM applications. 其他題名： TNANO 出版者： New York, NY: IEEE 出版日期： 2013-07-01 出處： IEEE transactions on nanotechnology, 2013-07, Vol.12 (4), p.524-531 資源來源： IEEE Electronic Library (IEL) 版權： 2015 INIST-CNRS 識別號： ISSN: 1536-125X 識別號： EISSN: 1941-0085 識別號： DOI: 10.1109/TNANO.2011.2105278 識別號： CODEN: ITNECU
顯示於類別:	[電機工程學系] 期刊論文

文件中的檔案:

檔案	描述	大小	格式	瀏覽次數
index.html		0Kb	HTML	8	檢視/開啟

在NCUIR中所有的資料項目都受到原著作權保護.

社群 sharing

資料載入中.....