Toward multi-gigabit wireless: Design of high-throughput MIMO detectors with hardware-efficient architecture

NCUIR > College of Electrical Engineering & Computer Science > Department of Electrical Engineering > journal & Dissertation > Item 987654321/108472

Please use this identifier to cite or link to this item: https://ir.lib.ncu.edu.tw/handle/987654321/108472

Title:	Toward multi-gigabit wireless: Design of high-throughput MIMO detectors with hardware-efficient architecture
Authors:	蔡佩芸;Huang, Meng-Yuan;Tsai, Pei-Yun
Contributors:	資訊電機學院電機工程學系
Keywords:	Algorithms;Architecture;Complexity;Complexity theory;Computer architecture;Detectors;Electric potential;Folding;high throughput;Indexes;Integrated circuits;K-best;MIMO;MIMO detector;multiple-input multiple-output (MIMO);scalability;Searching;Throughput;Vectors;VLSI;Voltage
Date:	2014-02-01
Issue Date:	2026-04-23 14:50:59 (UTC+8)
Publisher:	Institute of Electrical and Electronics Engineers Inc.;New York: IEEE
Abstract:	摘要： This paper presents a hardware-efficient architecture for 4×4 and 8×8 high-throughput MIMO detectors. The adopted non-constant K-best algorithm tends to keep more survival nodes in top search tree layers and reduce computational complexity in bottom layers as opposed to the conventional K-best algorithm. A pipelined architecture is used to generate one detection output per clock cycle, thus meeting multi-gigabit throughput requirements for advanced wireless communication systems. The proposed efficient folding scheme strikes a suitable balance between complexity and throughput. This paper also presents a discussion on the scalability of this architecture with respect to the setting of QAM size, K values, and antenna number. One 4×4 MIMO detector IC has been manufactured and one 8×8 MIMO detector layout has been realized, both in 90-nm CMOS technology. The 4×4 detector IC has 232 kilogates (KG). Its maximum measured throughput is 4.08 Gbps at 170-MHz operating frequency and 1.3-V core voltage. The 8×8 detector has 665 KG. Its post-layout simulation results show that it achieves 4.37-Gbps throughput at 182-MHz operating frequency and 0.9-V core voltage. Compared to earlier hard-output detectors, both implemented detectors demonstrate good normalized power and normalized hardware efficiencies. 其他題名： TCSI 出版者： New York: IEEE 出版日期： 2014-02-01 出處： IEEE transactions on circuits and systems. I, Regular papers, 2014-02, Vol.61 (2), p.613-624 資源來源： IEEE Electronic Library (IEL) 版權： Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) Feb 2014 識別號： ISSN: 1549-8328 識別號： EISSN: 1558-0806 識別號： DOI: 10.1109/TCSI.2013.2284189 識別號： CODEN: ITCSCH
Appears in Collections:	[Department of Electrical Engineering] journal & Dissertation

Files in This Item:

File	Description	Size	Format
index.html		0Kb	HTML	19	View/Open

社群 sharing

Loading...