Application-independent testing of 3-D field programmable gate array interconnect faults

NCUIR > College of Liberal Arts at National Central University > Graduate Institute of History > journal & Dissertation > Item 987654321/108503

Please use this identifier to cite or link to this item: https://ir.lib.ncu.edu.tw/handle/987654321/108503

Title:	Application-independent testing of 3-D field programmable gate array interconnect faults
Authors:	鄭政誠;Peng, Yen-Lin;Kwai, Ding-Ming;Chou, Yung-Fa;Wu, Cheng-Wen
Contributors:	文學院歷史研究所
Keywords:	3-D FPGA;Circuit faults;Delay;delay fault;Faults;Field programmable gate arrays;field-programmable gate array (FPGA) testing;Integrated circuit interconnections;Integrated circuits;interconnect test;Interconnections;Logic;open fault (OF);short fault (SF);Switches;Three dimensional;Through-silicon vias;universal test;Vectors;Very large scale integration
Date:	2014-02-01
Issue Date:	2026-04-23 14:52:30 (UTC+8)
Publisher:	Institute of Electrical and Electronics Engineers Inc.;New York: IEEE
Abstract:	摘要： 3-D integration has been touted as an approach to reducing the lengths of critical paths in field-programmable gate arrays (FPGAs). A 3-D chip stacks a number of 2-D FPGA bare dies, interconnected by through-silicon vias (TSVs) and micro bumps, to attain a high packing density. However, the technology also introduces new types of defects, such as TSV void and microbump misalignment. Testing the interconnection faults becomes inevitable. In this paper, we present an automatic test pattern generator for open, short, and delay faults on 3-D FPGA interconnects by exploiting the regularity of switch matrix topology and forming repetitive paths with finite steps and with loop-back. The experimental results show that 12 test patterns (TPs) suffice to achieve 100% open fault coverage (FC). To detect all possible neighboring short faults, we need more than 40 TPs, whose number increases only slightly with the height of the 3-D FPGA. The TPs have high delay FC (96%) for 3-D FPGAs with the number of configurable logic blocks ranging from 50 × 50 × 2 to 50 × 50 × 6, demonstrating the scalability of our method. 其他題名： TVLSI 出版者： New York: IEEE 出版日期： 2014-02 出處： IEEE transactions on very large scale integration (VLSI) systems, 2014-02, Vol.22 (2), p.207-219 資源來源： IEEE Electronic Library (IEL) 版權： Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) Feb 2014 識別號： ISSN: 1063-8210 識別號： EISSN: 1557-9999 識別號： DOI: 10.1109/TVLSI.2013.2242100 識別號： CODEN: IEVSE9
Appears in Collections:	[Graduate Institute of History ] journal & Dissertation

Files in This Item:

File	Description	Size	Format
index.html		0Kb	HTML	27	View/Open

社群 sharing

Loading...