English  |  正體中文  |  简体中文  |  Items with full text/Total items : 70585/70585 (100%)
Visitors : 23136030      Online Users : 510
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version

    Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/29287

    Title: A pipelined multiplier-accumulator using a high-speed, low-power static and dynamic full adder design
    Authors: Jou,SJ;Chen,CY;Yang,EC;Su,CC
    Contributors: 電機工程研究所
    Keywords: CMOS;LOGIC
    Date: 1997
    Issue Date: 2010-06-29 20:20:55 (UTC+8)
    Publisher: 中央大學
    Abstract: This paper proposes a new pipelined full-adder circuit structure for the implementation of pipelined arithmetic modules. With both static and dynamic structures, it has the advantages of high operational speed, smallest transistor count, and the low power/speed ratio, The adder cell is then used to design a pipelined 8 x 8-b multiplier-accumulator (MAC). In this MAC, a special pipelined structure is designed to reduce the latency, The MAC is fabricated in a 0.8-mu m single-poly-double-metal CMOS process, The post-layout simulation shows that the pipelined 1-b full adder can work up to 350 MHz with a 3 V power supply, The whole MAC chip that contains 4200 transistors is measured to operate a 125 MHz using 3.3 V power supply.
    Appears in Collections:[電機工程研究所] 期刊論文

    Files in This Item:

    File Description SizeFormat

    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback  - 隱私權政策聲明