64-bit pipeline carry lookahead adder using all-N-transistor TSPC logics

NCUIR > College of Electrical Engineering & Computer Science > Graduate Institute of Electrical Engineering > journal & Dissertation > Item 987654321/32147

Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/32147

Title:	64-bit pipeline carry lookahead adder using all-N-transistor TSPC logics
Authors:	Cheng,KH;Cheng,SW;Lee,WS
Contributors:	電機工程研究所
Keywords:	DESIGN
Date:	2006
Issue Date:	2010-07-06 18:19:39 (UTC+8)
Publisher:	中央大學
Abstract:	This paper proposes two improved circuit techniques of True Single-Phase Clocking (TSPC) logic, which called Nonfull Swing TSPC (NSTSPC) and All-N-TSPC (ANTSPC). The voltage of internal node of the NSTSPC is not full swing; it saves partial dynamic power dissipation. And the ANTSPC uses NMOS transistors to replace PMOS transistors, the output loading of Phi-section is therefore reduced and a higher layout density is obtained. Through postlayout simulation comparisons between number of stacked MOS transistors and delay time, and supply voltage vs maximum frequency, the proposed NSTSPC and ANTSPC circuits show better operation speed and power performance than the conventional TSPC circuit. Finally, the new TSPC circuits are applied to a 64-bit hierarchical pipeline Carry Lookahead Adder (CLA), which based on TSMC 0.35 mu m CMOS process technology. By using the techniques of NSTSPC and ANTSPC alternately, the 64-bit CLA is successfully implemented as a pipelined structure. The results of post-layout simulation show that the 64-bit CLA can be operated on 1.25 GHz clock frequency and its power/maximal frequency ratio is 151.4 mu W/MHz.
Relation:	JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS
Appears in Collections:	[電機工程研究所] 期刊論文

Files in This Item:

File	Description	Size	Format
index.html		0Kb	HTML	500	View/Open

社群 sharing