English  |  正體中文  |  简体中文  |  Items with full text/Total items : 70585/70585 (100%)
Visitors : 23159625      Online Users : 740
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/32216


    Title: Passive reduced-order macro-modeling for linear time-delay interconnect systems
    Authors: Tseng,Wenliang;Liu,Chien-Nan Jimmy;Su,Chauchin
    Contributors: 電機工程研究所
    Keywords: MACROMODELING ALGORITHM;REDUCTION;SIMULATION
    Date: 2006
    Issue Date: 2010-07-06 18:21:24 (UTC+8)
    Publisher: 中央大學
    Abstract: This paper presents a methodology based on congruent transformation for distributed interconnects described by state-space time-delays system. The proposed approach is to obtain the passive reduced order of linear time-delays system. The unified formulati
    Relation: IEICE TRANSACTIONS ON ELECTRONICS
    Appears in Collections:[電機工程研究所] 期刊論文

    Files in This Item:

    File Description SizeFormat
    index.html0KbHTML254View/Open


    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback  - 隱私權政策聲明