Low Power Architecture Design and Hardware Implementations of Deblocking Filter in H.264/AVC

NCU Institutional Repository > 資訊電機學院 > 通訊工程學系 > 期刊論文 > Item 987654321/51513

請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/51513

題名:	Low Power Architecture Design and Hardware Implementations of Deblocking Filter in H.264/AVC
作者:	Chung,HC;Chen,ZY;Chang,PC
貢獻者:	通訊工程學系
日期:	2011
上傳時間:	2012-03-27 18:54:55 (UTC+8)
出版者:	國立中央大學
摘要:	An adaptive in-loop deblocking filter (DF) is standardized in H.264/AVC to reduce blocking artifacts and improve compression efficiency. This paper proposes a low power DF architecture with hybrid and intelligent edge skip filtering order. We further adopt a four-stage pipeline to boost the speed of DF process and the proposed Horizontal Edge Skip Processing Architecture (HESPA) offers an edge skip aware mechanism for filtering the horizontal edges that not only reduces power consumption but also reduces the filtering processes down to 100 clock cycles per macroblock (MB). In addition, the architecture utilizes the buffers efficiently to store the temporary data without affecting the standard-defined data dependency by a reasonable strategy of edge filtering order to enhance the reusability of the intermediate data. The system throughput can then be improved and the power consumption can also be reduced. Simulation results show that more than 34% of logic power measured in FPGA can be saved when the proposed HESPA is enabled. Furthermore, the proposed architecture is implemented on a 0.1 mu m standard cell library, which consumes 19.8K gates at a clock frequency of 200 MHz, which compares competitively with other state-of-the-art works in terms of hardware cost(1).
關聯:	IEEE TRANSACTIONS ON CONSUMER ELECTRONICS
顯示於類別:	[通訊工程學系] 期刊論文

文件中的檔案:

檔案	描述	大小	格式	瀏覽次數
index.html		0Kb	HTML	626	檢視/開啟

在NCUIR中所有的資料項目都受到原著作權保護.

社群 sharing

資料載入中.....