A Novel Design of CAVLC Decoder with Low Power and High Throughput Considerations

NCU Institutional Repository > 資訊電機學院 > 電機工程學系 > 期刊論文 > Item 987654321/52023

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/52023

题名:	A Novel Design of CAVLC Decoder with Low Power and High Throughput Considerations
作者:	Tsai,TH;Fang,TL;Pan,YN
贡献者:	電機工程學系
关键词:	VIDEO CODING STANDARD;VLSI ARCHITECTURE;MPEG-4 AVC/H.264;H.264/AVC;COMPLEXITY;ENCODER;MEMORY
日期:	2011
上传时间:	2012-03-28 10:13:32 (UTC+8)
出版者:	國立中央大學
摘要:	This paper proposes a novel algorithm and its very large scale integration design for context-based adaptive variable length code (CAVLC) decoding. In order to improve throughput of CAVLC decoder, we propose two new methods, which are multiple level decoding (MLD) and nonzero skipping for run-before decoding (NZS). By performing parallel operations on the level decoder, MLD can decode two levels in one cycle at most situations, and NZS can produce several values of run-before in the same cycle. These two methods have the advantages of low complexity and regularity. The proposed architecture needs 141 cycles/macroblock. Moreover, the proposed CAVLC decoder can run at 33.5MHz to meet the real time requirement for 1920x1088 resolution. The power consumption for the 1920x1088 resolution is about 1.83mW. The operation frequency can be reduced about 29.1% to 71.5% compared with other architectures. With an aid on a lower operation frequency, it is suitable for many low power applications. The synthesis result shows that the gate count is 13175 gates, and the maximum frequency can archive 160 MHz.
關聯:	IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY
显示于类别:	[電機工程學系] 期刊論文

文件中的档案:

档案	描述	大小	格式	浏览次数
index.html		0Kb	HTML	648	检视/开启

在NCUIR中所有的数据项都受到原著作权保护.

社群 sharing

数据加载中.....