English  |  正體中文  |  简体中文  |  Items with full text/Total items : 70585/70585 (100%)
Visitors : 23205241      Online Users : 552
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/62566


    Title: 優質鈍化層對矽基異質接面太陽電池高開路電壓之研究;The Study of High Open Circuit Voltage of Silicon-Base Heterojuction Solar Cells with High Quality Interface Passivation
    Authors: 李建階
    Contributors: 國立中央大學光電科學研究中心
    Keywords: 電子電機工程;能源工程
    Date: 2012-12-01
    Issue Date: 2014-03-17 11:51:02 (UTC+8)
    Publisher: 行政院國家科學委員會
    Abstract: 研究期間:10108~10207;For solar power technology to increasing popularity, or even replace the existing traditional petrochemical power generation, "efficient" and "low cost" both in goal and become the focus of recent research and development of crystalline silicon solar cells. Amorphous silicon/silicon heterojuction (SHJ) solar cells have recently been a concerned technology caused by warm again in the solar industry, mainly because of SHJ combines the benefits of crystalline silicon and silicon thin film technology. The important factor related with the open circuit voltage of the silicon heterojuction solar cells is the qualities of amorphous passivation layer and its interface between with silicon substrate. Therefore, obtaining a high open circuit voltage, we must have to control the surface quality of silicon and hydrogenated amorphous silicon film from the various technology levels for the fabrication of the silicon heterojuction solar cells. It lead to reduce the recombination velocity of the carrier between its interface. We will sequentially go through the four procedures which are included with wafer selection (CZ&FZ-low doping concentration); wafer surface cleasing (surface oxidation and the oxidation layer removal); interface passivation layer (hydrognated silicon thin films-including α-Si:H、α-SiOx:H、α-SiCx:H); thermal treatment (plasma/microwave), to enhance the effective life time of the minority carriers by the implementation interface passivation processing. We will measure the real the effective life time of the minority carriers by using with the quasi steady state photocondunce method, to optimize the fabriction recipes. And we will verify the enhancement of the open circuit voltage by the fabrication of the planar silicon-base heterojuction solar cells.
    Relation: 財團法人國家實驗研究院科技政策研究與資訊中心
    Appears in Collections:[光電科學研究中心] 研究計畫

    Files in This Item:

    File Description SizeFormat
    index.html0KbHTML574View/Open


    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback  - 隱私權政策聲明