中大機構典藏-NCU Institutional Repository-提供博碩士論文、考古題、期刊論文、研究計畫等下載:Item 987654321/95553
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 83696/83696 (100%)
Visitors : 56654908      Online Users : 2360
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: https://ir.lib.ncu.edu.tw/handle/987654321/95553


    Title: H2電漿處理之超薄IGZO種子層的低電壓 鐵電電容器以實現30ns/3V讀寫速度且高儲存密度之每單元3位元FeNAND快閃記憶體;H2 Plasma Treatment in IGZO-Based FeCAP for Enhancing Storage Capacity, Switching Speed, and Endurance/Retention
    Authors: 劉承瑞;Liu, Cheng-Rui
    Contributors: 電機工程學系
    Keywords: 鐵電記憶體;鐵電電容;銦鎵鋅氧化物;多位元儲存器;FeNAND;FeCAP;IGZO;MLC storage
    Date: 2024-04-19
    Issue Date: 2024-10-09 17:00:39 (UTC+8)
    Publisher: 國立中央大學
    Abstract: 在本研究中,我們使用In-Ga-Zn-O (IGZO)通道材料與超晶格HfO_2/ZrO_2(SL-HZO)結合,搭配3000W低熱預算的微波退火技術,製造了nearly wake-up free之金屬-鐵電-半導體-金屬(MFSM)電容器。為了消除在ALD生長過程中的碳汙染,我們使用H_2電漿實現了高品質的IGZO/HZO界面,並被X射線光電子能譜學(XPS)證實。經過遠程氫電漿處理提升了極化量Pr與矯頑場Ec,達到了2Pr: 40 μC/cm2 及 Ec: 2.33 MV/cm,使其實現了低功耗 30ns 的寫入速度與均勻的 8 state-per-cell 的儲存密度。高品質的介面確保了 10^8次循環的耐久性以及在超過90°C 溫度下穩定的10年數據保存能力。這種閘級堆疊結構為未來AI記憶計算提供了一條新的途徑。;In this study, we integrated IGZO channel with a superlattice of HfO_2/ZrO_2 (SL-HZO) under low-thermal-budget microwave annealing to produce a nearly wake-up free ferroelectric capacitors (FeCAP). To eliminate the impact of trap-charges during the atomic layer deposition (ALD) process, we conducted H_2 plasma treatment to eliminate leak defects induced by carbon contamination and maintain neutrality to achieve high-quality IGZO/HZO interfaces, confirmed by X-ray photoelectron spectroscopy (XPS). The H_2 plasma treatment improved polarization (Pr) and coercive field (Ec), reaching 2Pr: 40 μC/cm^2 and Ec: 2.33 MV/cm, enabling a low-power writing speed of 30ns with 8 states (3 bits per cell). The defect engineering method ensures endurance of up to 10^8 cycles and retains 10-year data storage at 90°C. This research provides a new avenue for improving emerging oxide interfaces controlled by ferroelectric polarization.
    Appears in Collections:[Graduate Institute of Electrical Engineering] Electronic Thesis & Dissertation

    Files in This Item:

    File Description SizeFormat
    index.html0KbHTML144View/Open


    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 隱私權政策聲明