English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 80990/80990 (100%)
造訪人次 : 41629904      線上人數 : 3856
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋


    請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/95871


    題名: P-型氮化鎵閘極連接至源極之加強型氮化鎵 電晶體開發;E-mode AlGaN/GaN HEMTs with p-type GaN gate connected to source
    作者: 曾顗澄;Tseng, Yi-Cheng
    貢獻者: 電機工程學系
    關鍵詞: 氮化鎵;p型氮化鎵閘極氮化鋁鎵 /氮化鎵高電子遷移率電晶體;蕭特基二極體;反向傳導;GaN;p-GaN gate AlGaN/GaN HEMT;SBD;Reverse Conduction
    日期: 2024-08-22
    上傳時間: 2024-10-09 17:21:16 (UTC+8)
    出版者: 國立中央大學
    摘要: 本論文為研究蕭特基p型氮化鎵閘極浮接問題,當功率元件操作在關閉狀態時,汲極端承受高偏壓,而p-GaN處於浮接狀態,會使CGD電容耦和效應在p-GaN層產生負電荷,導致元件操作時的臨界電壓(VTH)不穩定。為改善此問題,將p-GaN層連接到源極,以提供釋放電荷的路徑。本次設計了兩種元件,分別為具p-GaN閘極延伸至源極之AlGaN/GaN HEMT (AlGaN/GaN HEMT with p-GaN extended to source)和具連接到源極p-GaN電阻之AlGaN/GaN HEMT (AlGaN/GaN HEMT with a p-GaN resistor connected to source)。並通過Silvaco TCAD元件模擬、電性測量分析,並與傳統p型氮化鎵閘極結構之元件特性比較。
    新設計的AlGaN/GaN HEMT with p-GaN extended to source,相較於傳統p-GaN gate HEMT,利用閘極至源極端之間p-GaN層的額外存在來提高元件的VTH元件臨界電壓由1.05 V增加到2.05 V,增加了95%。並且從第三象限I-V特性量測觀察到有較低的反向導通電壓。變溫I-V量測也顯示臨界電壓較為穩定。透過Silvaco TCAD模擬元件在高電壓下的電場分佈,閘極邊緣靠近源極端的電場峰值有所下降,並隨著p-GaN佔整體主動區比例越高,崩潰電壓從1078 V增加到1678 V,提升了55.6%。但隨著p-GaN佔整體主動區比例增加,會有最大電流(IDmax)降低和RON增加的缺點。
    為了克服AlGaN/GaN HEMT with p-GaN extended to source的缺點,新設計了AlGaN/GaN HEMT with a p-GaN resistor connected to source,此設計不但避免了p-GaN不是浮接,減少了電容耦合電荷累積效應,同時保留了AlGaN/GaN HEMT with p-GaN extended to source的優點,並改善了缺點,汲極最大電流與導通電阻都與傳統p-GaN gate HEMT相當。而兩種新型元件都展現出較大的閘極崩潰電壓,顯示其有更大的閘極電壓輸入範圍,元件在10年壽命的評估下閘極能夠操作到5.1 V與 5.2 V,相比傳統p-GaN閘極結構(4.6 V)也有所提升。
    ;This paper presents two new structures to resolve the issue of p-type GaN floating in Schottky p-GaN gate AlGaN/GaN HEMTs. When the device operates in the off-state, the drain terminal endures high bias, and the p-GaN layer is in a floating state. This causes the CGD capacitance coupling effect to generate negative charges in the p-GaN layer, leading to instability in the threshold voltage (VTH) during device operation. To solve this problem, the p-GaN layer is connected to the source terminal to provide a path for charge release. Two types of devices were designed: AlGaN/GaN HEMT with p-GaN extended to the source and AlGaN/GaN HEMT with a p-GaN resistor connected to the source. These devices were analyzed using Silvaco TCAD device simulation and electrical measurement analysis, and their characteristics were compared with those of traditional p-type GaN gate structures.
    The newly designed AlGaN/GaN HEMT with p-GaN extended to the source, compared to the conventional p-GaN gate HEMT, utilizes the additional p-GaN layer between the gate and source to increase the device′s VTH. The threshold voltage was increased from 1.05 V to 2.05 V, a 95% improvement. Additionally, lower reverse conduction voltage was observed from the third quadrant I-V characteristic measurements. Temperature-dependent I-V measurements also showed more stable threshold voltage. Through Silvaco TCAD simulations of the device under high voltage, the peak electric field at the gate edge near the source was found to decrease as the p-GaN area ratio increased. The blocking voltage increased from 1078 V to 1678 V, a 55.6% improvement. However, as the p-GaN area ratio increased, the maximum drain current (IDmax) decreased, and the on-resistance (RON) increased.
    A new design of AlGaN/GaN HEMT with p-GaN extended to the source has been developed to overcome the shortcomings of the AlGaN/GaN HEMT with a p-GaN resistor connected to the source. This design avoids having the p-GaN floating and reduces the capacitive coupling effect. It retains the advantages of the AlGaN/GaN HEMT with p-GaN extended to the source while improving its shortcomings. The maximum drain current and on-resistance are comparable to traditional p-GaN gate HEMTs. Dynamic measurements also show lower on-resistance. Both new types of devices exhibit higher gate breakdown voltage, indicating a larger gate voltage input range. Under a 10-year lifespan evaluation, the gate can operate at 5.1 V and 5.2 V, an improvement over the traditional p-GaN gate structure.
    顯示於類別:[電機工程研究所] 博碩士論文

    文件中的檔案:

    檔案 描述 大小格式瀏覽次數
    index.html0KbHTML26檢視/開啟


    在NCUIR中所有的資料項目都受到原著作權保護.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 隱私權政策聲明