一個固態硬碟的多處理器架構與分散式控制演算法; A Multi-core Based Architecture and Distributed Control Algorithm for Solid State Disk Controller

NCUIR > College of Electrical Engineering & Computer Science > Graduate Institute of Computer Science and Information Engineering > Electronic Thesis & Dissertation > Item 987654321/9755

Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/9755

Title:	一個固態硬碟的多處理器架構與分散式控制演算法;A Multi-core Based Architecture and Distributed Control Algorithm for Solid State Disk Controller
Authors:	王志均;Chih-chun Wang
Contributors:	資訊工程研究所
Keywords:	多處理器;固態硬諜;solid state disk;MPSOC
Date:	2009-06-29
Issue Date:	2009-09-22 11:55:20 (UTC+8)
Publisher:	國立中央大學圖書館
Abstract:	目前現存之固態硬碟控制器均以單處理器架構為主，並以處理器作為固態硬碟中快閃記憶體管理之核心，此一核心必須執行一個FTL中介軟體(middleware)。由於固態硬碟控制演算法複雜性及整體容量愈趨升高，控制器之效能需求也越來越重要。本論文提出一個多核心固態硬諜控制器架構，搭配一個分散式控制演算法。此架構能夠將FTL的執行分散於各處理器上進而將所需耗費之時間盡可能的隱藏於背景中，因此可大幅提升控制器性能。為了驗證此架構之效能，本研究實作了一個模擬器，透過搜集實際使用者於Windows XP之存取紀錄並將其輸入於模擬器中執行，可證明雙處理器之控制器可縮短整體存取時間達32%，而4處理器之架構可縮短處理器時間達60%。最後我們實作了一個FPGA-based系統晶片雛型(prototype)，透過實驗可證明與單處理器之控制器相比，雙處理器之控制器可增進效能1.6倍以上，而4處理器則可增進效能達2.7倍以上。 Most existing architectures of SSD(solid-state disk) controller are single processor to proceed the flash translation layer (FTL) algorithm. However, because of the complexity of system’s functionalities and capacities of flash memory are continuously increased, the design of SSD controller become more delicate than before. In this paper, we propose a multi-core SSD controller architecture. Under this architecture, the latency of processor executing the FTL operations in the background can be mostly eliminated. To verify the proposed architecture, we implement a simulator and collect the hard drive activity on Windows XP platform. By the experimental results of simulation, we can demonstrate that even with the dual processor based architecture, the system’s access time can be shortened about 32% compared to the single processor based one under usual hard drive accessing convention, and further, the access time can be shortened more than 60% on the system with four processors. After that, we implement a multi-core based SSD controller prototype on FPGA. By the experimental result on the real system, we can demonstrate that dual processor based controller can improve the system’s performance about 160%, and the controller with four processors can improve the system’s performance about 270%.
Appears in Collections:	[Graduate Institute of Computer Science and Information Engineering] Electronic Thesis & Dissertation

Files in This Item:

File	Size	Format

社群 sharing

Loading...