English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 83696/83696 (100%)
造訪人次 : 56972868      線上人數 : 4999
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋


    請使用永久網址來引用或連結此文件: https://ir.lib.ncu.edu.tw/handle/987654321/98764


    題名: 應用於TCP資料傳輸之AMP雙核心感測系統設計與實作
    作者: 張櫂祺;Chang, Chao-Chi
    貢獻者: 機械工程學系
    關鍵詞: FPGA;Zynq-7000 SoC;OpenAMP;非對稱多核心(AMP);FPGA;Zynq-7000 SoC;OpenAMP;Asymmetric multiprocessing (AMP)
    日期: 2025-08-26
    上傳時間: 2025-10-17 13:17:24 (UTC+8)
    出版者: 國立中央大學
    摘要: 隨著感測技術與邊緣運算需求提升,嵌入式系統在即時資料處理與高速通訊上的設計挑戰日益增加。為此,本研究提出一套基於 Zynq-7000 系列SoC的AMP(非對稱多核心)雙核心嵌入式架構,結合裸機與 Linux 作業環境,以達成高速資料擷取與即時網路傳輸之應用目標。
    在本研究的系統設計中,CPU1(裸機)負責控制Zmod ADC 1410 模組,透過 AXI DMA 將資料搬移至 OCM;CPU0(Linux)則透過 mmap 讀取 OCM 資料,並透過TCP將資料傳送至遠端伺服器。雙核心間採用 OpenAMP 通訊機制,實作 RPMsg 虛擬訊息通道,並搭配自訂核心驅動簡化資料交換流程。
    本研究完成系統整合與多項測試,包括 OCM 傳輸效能、同步延遲與 TCP 穩定性等,結果顯示本系統具備良好之即時性與擴充彈性,適用於工業感測、智慧裝置等高速資料處理應用場域,亦為多核心嵌入式系統整合提供實用參考。
    ;With the advancement of sensing technologies and the growing demand for edge computing, embedded systems face increasing design challenges in real-time data processing and high-speed communication. To address this, this study proposes an AMP (Asymmetric Multiprocessing) dual-core embedded architecture based on the Zynq-7000 series SoC. By combining bare-metal and Linux environments, the system aims to achieve high-speed data acquisition and real-time network transmission.
    In the system design presented in this study, CPU1 (bare-metal) is responsible for controlling the Zmod ADC 1410 module and transferring data to OCM via AXI DMA. CPU0 (Linux) reads the OCM data through mmap and transmits it to a remote server over TCP. Communication between the two cores is handled using the OpenAMP framework, implementing an RPMsg virtual messaging channel along with a custom kernel driver to simplify the data exchange process.
    The study completes full system integration and conducts multiple tests, including OCM transfer performance, synchronization latency, and TCP stability. Results demonstrate that the system offers strong real-time performance and flexible scalability, making it suitable for high-speed data processing applications such as industrial sensing and smart devices. It also provides practical insights for integrating multi-core embedded systems.
    顯示於類別:[機械工程研究所] 博碩士論文

    文件中的檔案:

    檔案 描述 大小格式瀏覽次數
    index.html0KbHTML11檢視/開啟


    在NCUIR中所有的資料項目都受到原著作權保護.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 隱私權政策聲明