English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 84303/84303 (100%)
造訪人次 : 63509386      線上人數 : 2471
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋


    請使用永久網址來引用或連結此文件: https://ir.lib.ncu.edu.tw/handle/987654321/99371


    題名: 以RFSoC平台設計與實現應用同步通道建構多站點同步雷達系統;Design and Implementation of a Synchronized Multi-Site Radar System Using Synchronous Channel on an RFSoC Platform
    作者: 劉為廉;LIU, WEI-LIEN
    貢獻者: 通訊工程學系
    關鍵詞: RFSoC;ZCU111;軟體定義無線電;數位訊號處理;Pseudo-Random Noise(PN) Sequence;Linear Feedback Shift Register (LFSR);目標模擬器;Doppler Effect;Frequency and Time Synchronizer;CORDIC;脈衝雷達;現場可程式化邏輯閘陣列;RFSoC;ZCU111;Software-Defined Radio (SDR);Digital Signal Processing (DSP);Pseudo-Random Noise (PN) Sequence;Linear Feedback Shift Register (LFSR);Target Emulator;Doppler Effect;Frequency and Time Synchronizer;CORDIC;Pulse Radar;Field-Programmable Gate Array (FPGA)
    日期: 2026-01-27
    上傳時間: 2026-03-06 18:49:43 (UTC+8)
    出版者: 國立中央大學
    摘要: 本論文聚焦於RFSoC 平台以同步通道實現的 Multi-site Radar System,結合軟體定義無線電架構,建構一套可重構之多站雷達發射與接收系統。系統中以 Pseudo-Random Noise (PN) Sequence 為脈衝雷達測距碼元,藉由可程式化的目標模擬器在FPGA平台上產生可控制之延遲、振幅與 Doppler 頻移,模擬不同距離之目標情境。透過RF Cable應用Sync Channel配合 Frequency and Time Synchronizer模組,可在兩台ZCU111之間建立時間基準與載波頻率同步,使各站接收端能以奈秒等級的時間精度進行量測,驗證多站協同偵測與分散式處理之可行性。
    在數位訊號處理設計上,本系統於 RFSoC內部整合Radar Signal Generator、Matched Filter、Peak Detector等關鍵模組,利用高效能DSP Slice與板上RAM實現即時PN匹配濾波與回波峰值偵測,並透過多站量測的時間差與頻率偏移資訊,支援目標定位。以實驗結果顯示,透過RF Cable同步而非GPS/原子鐘的方式,仍能在實驗室環境中達到穩定的跨站時頻一致性,證明RFSoC平台與軟體定義無線電技術適合作為多站雷達的模擬驗證工具。
    ;This paper focuses on a multi-site radar system implemented on an RFSoC platform using a synchronized channel architecture. By integrating a software-defined radio (SDR) framework, a reconfigurable multi-station radar transmitter and receiver system is realized on FPGA hardware. In the proposed system, a pseudo-random noise (PN) sequence is employed as the pulse radar ranging waveform. A programmable target emulator implemented on the FPGA fabric is used to generate controllable propagation delay, amplitude scaling, and Doppler frequency shift, enabling the emulation of target scenarios at different ranges. Through RF cable interconnection combined use Synchronous Channel with a frequency and time synchronizer module, a common time reference and carrier frequency synchronization are established between two ZCU111 RFSoC boards. This hardware-based synchronization approach allows each receiver to perform measurements with nanosecond-level timing accuracy, thereby validating the feasibility of cooperative multi-site sensing and distributed signal processing.
    From a digital signal processing and hardware design perspective, the RFSoC integrates key radar processing modules, including a radar signal generator, matched filter, and peak detector. High-performance DSP slices and on-chip memory resources are utilized to implement real-time PN matched filtering and echo peak detection. By exploiting time-of-arrival differences and frequency offset information obtained from multi-site measurements, the proposed system supports target localization. Experimental results demonstrate that RF cable–based synchronization, without relying on GPS or atomic clock references, can achieve stable inter-site time and frequency coherence in a laboratory environment, validating the RFSoC platform and SDR-based hardware architecture as an effective emulation and verification tool for multi-site radar systems.
    顯示於類別:[通訊工程研究所] 博碩士論文

    文件中的檔案:

    檔案 描述 大小格式瀏覽次數
    index.html0KbHTML2檢視/開啟


    在NCUIR中所有的資料項目都受到原著作權保護.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 隱私權政策聲明