MPEG-4 AVC/H.264之適應性二元算術編碼及運動補償架構設計

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：25

、訪客IP：18.118.162.243

姓名

沈德源(De-yuan Shen) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

MPEG-4 AVC/H.264之適應性二元算術編碼及運動補償架構設計
(Architecture Design of CABAC and MC for MPEG-4 AVC/H.264)

相關論文

★ 即時的SIFT特徵點擷取之低記憶體硬體設計	★ 即時的人臉偵測與人臉辨識之門禁系統
★ 具即時自動跟隨功能之自走車	★ 應用於多導程心電訊號之無損壓縮演算法與實現
★ 離線自定義語音語者喚醒詞系統與嵌入式開發實現	★ 晶圓圖缺陷分類與嵌入式系統實現
★ 語音密集連接卷積網路應用於小尺寸關鍵詞偵測	★ G2LGAN: 對不平衡資料集進行資料擴增應用於晶圓圖缺陷分類
★ 補償無乘法數位濾波器有限精準度之演算法設計技巧	★ 可規劃式維特比解碼器之設計與實現
★ 以擴展基本角度CORDIC為基礎之低成本向量旋轉器矽智產設計	★ JPEG2000靜態影像編碼系統之分析與架構設計
★ 適用於通訊系統之低功率渦輪碼解碼器	★ 應用於多媒體通訊之平台式設計
★ 適用MPEG 編碼器之數位浮水印系統設計與實現	★ 適用於視訊錯誤隱藏之演算法開發及其資料重複使用考量

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

由於視訊技術不斷地演進，對於視訊解析度和品質的要求也越來越高，儲存或傳送時進而產生了大量的視訊資料。要使如此大量資料量的影像應用實現，則必須使用到視訊編碼技術。MPEG-4 AVC/H.264是近期提出的編碼規格，跟其他規格相比，它的效能是最好的。然而，要實現一個H.264編/解碼器，我們會碰到高運算複雜度的瓶頸。
為了解決這個問題，此篇論文揭露了先進的適應性二元算術編碼及運動補償硬體架構設計使用於H.264編/解碼器。我們最佳化二元算術編碼及運動補償的硬體架構─它們同時也是整個H.264編/解碼器最需要大量運算及複雜的模組，已達到理想的性能。
在二元算術編碼設計中，我們提出一個無衝突多符號算術編碼器。多符號算術編碼器的產出率通常被同時對背景作存取所限制，降低整個H.264編碼器的性能。利用提出的混合式背景記憶體架構，在2-符號和4-符號的版本中，產出率分別提升了15%和55.5%。實現結果跟其他參考資料比較，也顯示硬體設計可以達到高產出率和編碼率。
此外，我們提出一個高硬體使用率、低頻寬需求的4x4區塊階層管線運動補償架構。利用提出的最小化參考資料讀取和資料重複使用方法，頻寬減少了70%，同時不違背H.264固有的double-z掃描順序。我們進一步最佳化運動補償中的有限脈衝響應和晶片記憶體，已達到較佳的硬體使用率和解碼時間。提出的運動補償硬體可支援1920x1088 30fps 4x4區塊階層管線的H.264解碼器，使用低於60MB/s的頻寬和432-byte的晶片記憶體，操作在100MHz。

摘要(英)

With the progress of video technology, the demands of large resolution and high quality for a video sequence introduce large amount of video data while storing or transmitting. The key role of making the video application possible along with tremendous data is video coding techniques. In the recent development, MPEG-4 AVC/H.264 is the latest video coding standard which output performed the others. However, the high computational complexity of a H.264 CODEC (enCOder/DECoder) is a bottleneck to implement it.
In order to solve this challenge, the novel hardware architecture designs of context-based adaptive binary arithmetic coding (CABAC) and motion compensation (MC) for a H.264 CODEC are presented in this thesis. The hardware architectures of CABAC and MC, which are the most computational cost and complexity modules in whole CODEC, are optimized in order to reach the expected performance.
A conflict-free multi-symbol arithmetic encoder (AE) is proposed in our CABAC design. The throughput of a multi-symbol AE is usually limited by concurrent access of context memory which degrades the performance of the whole H.264/AVC encoder. With proposed Hybrid Context Memory architectures (HCM), the number of encoding symbol per cycle is improved by 15% and 55.5% in 2-symbol and 4-symbol version, respectively. The implementation results also show that the hardware design can achieve a high encoding rate and throughput comparing to the previous works.
Moreover, a 4x4-block level pipeline MC architecture for H.264/AVC decoder with high hardware utilization and low bandwidth requirement is presented. With the proposed Minimum Required Reference Data Loading (MRRD) and Data Reuse from Upper/Left block (DRUL) strategies, the memory bandwidth is reduced by 70% without violating the inherent double-z-scan order of H.264/AVC bitstream. The FIR filters and the on-chip memory in MC is further optimized to improve hardware utilization and decoding time. The proposed MC hardware can support 1920x1088 30fps 4x4-block level pipeline in H.264/AVC decoder with less than 60MB/s memory bandwidth and a 432-byte on-chip memory when operating at 100MHz.

關鍵字(中)

★ 運動補償
★ 適應性二元算術編碼
★ 視訊編碼

關鍵字(英)

★ video coding
★ H.264
★ CABAC
★ MC

論文目次

TABLE OF CONTENT
摘要 I
ABSTRACT II
CHAPTER 1 INTRODUCTION - 1 -
1.1 DEVELOPMENT OF VIDEO CODING - 1 -
1.2 MOTIVATION - 3 -
1.2.1 CONTEXT-BASED ADAPTIVE BINARY ARITHMETIC CODING (CABAC) - 3 -
1.2.2 MOTION COMPENSATION (MC) - 4 -
1.3 THESIS ORGANIZATION - 4 -
CHAPTER 2 OVERVIEW OF MPEG-4 AVC/H.264 STANDARD - 5 -
2.1 PROFILE INTRODUCTION - 5 -
2.2 INTRA PREDICTION - 7 -
2.2.1 LUMA 4X4 PREDICTION MODES - 7 -
2.2.2 LUMA 16X16 PREDICTION MODES - 9 -
2.2.3 CHROMA 8X8 PREDICTION MODES - 9 -
2.4 INTER PREDICTION - 10 -
2.4.1 MOTION COMPENSATION - 11 -
2.4.2 MOTION VECTOR AND INTERPOLATION - 12 -
2.5 INTEGER TRANSFORM AND QUANTIZATION - 13 -
2.5.1 4X4 LUMA DC COEFFICIENT TRANSFORM AND QUANTIZATION - 14 -
2.5.2 4X4 RESIDUAL TRANSFORM AND QUANTIZATION - 14 -
2.5.3 2X2 CHROMA DC COEFFICIENT TRANSFORM AND QUANTIZATION - 15 -
2.5.4 THE PROCESS OF FORWARD/INVERSE TRANSFORM AND FORWARD/INVERSE QUANTIZATION - 16 -
2.6 DE-BLOCKING FILTER - 16 -
2.7 REORDERING - 18 -
2.8 CODED BLOCK PATTERN (CBP) - 18 -
2.9 ENTROPY CODING - 19 -
2.9.1 CONTEXT-BASED ADAPTIVE VARIABLE LENGTH CODING (CAVLC) - 21 -
2.9.2 CONTEXT-BASED ADAPTIVE BINARY ARITHMETIC CODING (CABAC) - 21 -
CHAPTER 3 ARCHITECTURE DESIGN OF CABAC - 22 -
3.1 OVERVIEW OF CABAC - 22 -
3.1.1 BINARIZATION - 23 -
3.1.2. CONTEXT MODELING - 25 -
3.1.3. BINARY ARITHMETIC CODING - 25 -
3.2 PROPOSED ARCHITECTURE OF CABAC - 28 -
3.3 PROPOSED CONFLICT-FREE MULTI-SYMBOL ARITHMETIC ENCODER - 30 -
3.3.1. PROPOSED MULTI-SYMBOL AE - 31 -
3.3.2. PROPOSED HYBRID CONTEXT MEMORY - 38 -
3.4 IMPLEMENTATION RESULTS - 42 -
3.5 CONCLUSION - 45 -
CHAPTER 4 ARCHITECTURE DESIGN OF MC - 46 -
4.1 OVERVIEW OF MC - 46 -
4.2 BANDWIDTH OPTIMIZATION MC STRATEGIES - 48 -
4.2.1. MINIMUM REQUIRED REFERENCE DATA LOADING (MRRD) - 48 -
4.2.2. DATA REUSE FROM UPPER/LEFT BLOCK (DRUL) - 49 -
4.3 PROPOSED ARCHITECTURE OF MC - 51 -
4.3.1. INTERPOLATOR UNIT - 52 -
4.3.2. REFERENCE DATA ACCESS DECISION UNIT (RDAD) - 53 -
4.4 SIMULATION RESULTS - 54 -
4.5 IMPLEMENTATION RESULTS - 55 -
4.6 CONCLUSION - 57 -
CHAPTER 5 SUMMARY - 58 -

參考文獻

[1] Joint Video Team, Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification, ITU-T Rec. H.264 and ISO/IEC 14496-10 AVC, 2003.
[2] T. Wiegand, G. Sullivan, G. Bjntegaard, and A. Luthra, “Overview of the H.264/AVC video coding standard”, IEEE Transaction on Circuit and System for Video Technology, vol.13, no.7, pp. 560-576, July 2003.
[3] Ostermann, J., Bormans, J., List, P., Marpe, D., Narroschke, M., Pereira, F., Stockhammer, T., Wedi, T., “Video coding with H.264/AVC: tools, performance, and complexity”, IEEE Circuits and Systems Magazine, vol. 4, Issue 1, pp.7 – 28.
[4] D. Marpe, H. Schwartz and T.Wiegand, “Context-Based Adaptive Binary Arithmetic Coding in the H.264/AVC video compression standard”, IEEE Transaction on Circuits System Video Technology, vol. 13, no. 7, pp. 620–636, July 2003.
[5] Chia-Cheng Lo, Ying-Jhong Zeng and Ming-Der Shieh , “Design and test of a high-throughput CABAC encoder”, IEEE Region 10 Conference, Oct. 2007.
[6] Yu-Jen Chen, Chen-Han Tsai and Liang-Gee Chen, “Architecture design of area-efficient SRAM-based multi-symbol arithmetic encoder in H.264/AVC”, IEEE International Symposium on Circuits and Systems, Greece, May 2006.
[7] Sze, V., Chandrakasan, A.P., Budagavi, M. and Minhua Zhou, “Parallel CABAC for low power video coding”, IEEE International Conference on Image Processing, San Diego, U.S.A, Oct. 2008.
[8] C. Y. Tsai, T. C. Chen, T. W. Chen and L. G. Chen, “Bandwidth optimized motion compensation hardware design for H.264/AVC HDTV decoder”, Circuits and Systems on 48th Midwest Symposium, Vol. 2, pp. 1199-1202, Aug. 2005
[9] Y. Li, Y. Qu and Y. He, “Memory Cache Based Motion Compensation Architecture for HDTV H.264/AVC Decoder”, IEEE International. Symposium on Circuits and Systems, pp. 2906–2909, May 2007.
[10] J. W. Chen, C. C. Lin, J. I. Guo and J. S. Wang, “Low Complexity Architecture Design of H.264 Predictive Pixel Compensator for HDTV Applications”, IEEE International Conference on Acoustics, Speech, and Signal Processing, 2006.
[11] S. Z. Wang, T. A. Lin, T. M. Liu, and C. Y. Lee, “A new motion compensation design for H.264/AVC decoder”, IEEE International Symposium on Circuits and Systems, pp. 4558–4561, May 2005.
[12] Chien-Chung Kuo and Sheau-Fang Lei, "Design of a Low Power Architecture for CABAC Encoder in H.264", IEEE Asia Pacific Conference on Circuits and Systems, pp.243-246, Dec. 2006.
[13] Tian X.H., Le T.M., Jiang X. and Lian Y., "A HW CABAC encoder with efficient context access scheme for H.264/AVC", IEEE International Symposium on Circuits and Systems, pp.37-40, May 2008.
[14] Jian-Long Chen, Yu-Kun Lin and Tian-Sheuan Chang, "A Low Cost Context Adaptive Arithmetic Coder for H.264/MPEG-4 AVC Video Coding", IEEE International Conference on Acoustics, Speech, and Signal Processing, vol.2, pp.II-105-II-108, April 2007.
[15] Osorio R.R. and Bruguera J.D., "High-Throughput Architecture for H.264/AVC CABAC Compression System", IEEE Transaction on Circuits System Video Technology, vol.16, no.11, pp.1376-1384, Nov. 2006.
[16] Tzu-Yun Kuo, Yu-Kun Lin and Tian-Sheuan Chang, "A Memory Bandwidth Optimized Interpolator for Motion Compensation in the H.264 Video Decoding", IEEE Asia Pacific Conference on Circuits and Systems, pp.1244-1247, Dec. 2006.
[17] H.264/AVC Reference Software JM14.2, available on the website: http://iphome.hhi.de/suehring/tml/download/

指導教授

蔡宗漢(Tsung-Han Tsai)

審核日期

2009-7-20

推文