以矽基垂直分岔波導 實現具1x3輸出埠之三維光路

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：19

、訪客IP：18.222.32.191

姓名

邱前瑜(Chiu-chien Yu) 查詢紙本館藏

畢業系所

光電科學與工程學系

論文名稱

以矽基垂直分岔波導實現具1x3輸出埠之三維光路
(Three-dimensional Optical Path with 1x3 Output Ports Using SOI-based Vertically-splitting Waveguides)

相關論文

★ 具平坦化側帶之超窄帶波導模態共振濾波器研究	★ 以矽光學平台為基礎之4通道×10-Gbps 光學連結模組之接收端研究
★ 透明導電層上之高分子聚合物微奈米光學結構於氮化鎵發光二極體光學特性研究	★ 具45度反射面之非共平面轉折波導光路
★ 以矽光學平台為基礎之4通道 x 10 Gbps光學連結模組之發射端	★ 具三維光路之光連接發射端模組
★ 矽基光學平台技術為核心之雙向4通道 x 10-Gbps光學連接收發模組	★ 建立於矽基光學平台之高分子聚合物波導光路
★ 適用於色序式微型投影機之微透鏡陣列積分器光學系統研製	★ 發光二極體色溫控制技術及其於色序式微型投影機之應用
★ 具45˚矽基反射面高分子聚合物波導之10-Gbps晶片內部光學連接收發模	★ 在陶瓷基板實現高速穿孔架構之5-Gbps光學連接模組
★ 具垂直分岔光路之10-Gbps雙輸出矽基光學連接模組	★ 利用光展量概念之微型投影機光學設計方法與實作
★ 以1 × 2垂直分岔高分子聚合物光路實現單晶片20-Gbps矽基光學連接模組	★ 利用三維矽波導光路實現10-Gbps單晶片光學連接模組

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

至系統瀏覽論文 ( 永不開放)

摘要(中)

近年來，以SOI基板之晶片上光連接模組也日益受到關注，為了達到單晶片光連接模組的高靈活性與高集合性，光波導上的分光結構成為單晶片模組裡不可或缺的部分。於是本研究中提出以矽基垂直分岔波導實現具13輸出埠之三維光路。此光路包含了具45微反射面之分光結構和具45轉折反射面之梯形脊狀波導，未來便可整合雷射光源、光偵測器和積體電路於單晶片模組，其為光學連接技術領域首次達成在單一通道上以矽基垂直分岔波導實現具13輸出埠之三維光路。
在本論文探討的光路架構中，光訊號先穿過基板，經由45反射面耦合至矽波導中，在藉由矽波導上的分光結構垂直反射至接收端，實現具垂直分光的三維光路，本光路使用SOI晶圓當作基板，在光子元件層使用非等向性濕蝕刻製程二次步驟製作出具垂直分光結構的光波導。
根據光學模擬和光學量測結果，在本論文提出的具13輸出埠之三維光路中，各輸出埠之光學耦合效率分別為 -10.8 dB、-11.74 dB、-8.45 dB。未來可將此高光學品質的具13輸出埠之三維光路應用在單晶片架構上。

摘要(英)

SOI-based optical interconnects for on-chip applications have been attentions in recent years. In order to achieve the high flexibility and compact integrations in the on-chip optical-interconnect systems, optical waveguide splitters are important component in the on-chip systems. We demonstrate the three-dimensional optical path with 13 output ports using SOI-based vertically-splitting optical waveguides. The vertically-splitting optical waveguides include 45-dgree micro-splitters and 45-degree reflecting trapezoidal waveguides, and integrate vertical-cavity surface-emitting laser (VCSEL), photodiode (PD), integrated circuit (IC) in one silicon substrate in the future. It is first time to demonstrate 1multiple optical routing structure in one channel.
In the proposed optical waveguides, optical path penetrates through the substrate and coupled into the silicon waveguide, then vertically reflected to the receivers by splitting structure in the silicon waveguide to realize vertically-splitting three-dimensional optical waveguides. The SOI-based vertically-splitting waveguide is fabricated on an orientation–defined (100) SOI substrate using a two-step anisotropic wet-etching process.
According to the optical simulated and experiment results, in the 13 output ports using SOI-based vertically-splitting optical waveguides, the optical coupling efficiency of output ports achieve -10.8 dB, -11.74 dB and -8.45 dB. This high optical–quality 13 output ports using SOI-based vertically-splitting optical waveguides will be realized in the On-chip interconnect module.

關鍵字(中)

★ 矽基波導
★ 分岔光路
★ 多輸出
★ 光連接模組

關鍵字(英)

★ SOI-based
★ Waveguides
★ Three-dimensional Optical Path
★ Optical Interconnects

論文目次

摘要 i
Abstract ⅱ
目錄 ⅲ
圖目錄 ⅴ
表目錄 ⅶ
第一章緒論 1
1-1 研究動機 2
1-2晶片光連結模組之發展狀況 3
1-3本研究提出以矽基垂直分岔波導實現具13輸出埠之三維光路 5
第二章具13輸出埠之三維矽波導結構設計 8
2-1具13輸出埠之三維矽波導光路設計與模擬 8
2-1-1具45微反射面之分光結構尺寸設計 10
2-1-2具45微反射面之分光結構之光學特性評估 13
2-2具13輸出埠之三維矽波導光路結構改善與光學模擬 15
2-2-1具13輸出埠之三維矽波導光路結構改善 15
2-2-2光場於具3輸出埠之三維矽波導內強度分佈.………....….……...18
2-2-3具13輸出埠之三維矽波導輸出端強度分佈…..............................19
2-3具13輸出埠之三維矽波導模層之間菲涅耳損耗分析………………21
第三章具13輸出埠之三維矽波導製程開發 22
3-1 具分光結構之矽基垂直分岔波導製程流程 22
3-2 分光結構之矽基垂直分岔波導製程結果 25
第四章具13輸出埠之三維矽波導光學量測 29
4-1長直波導之傳播損耗量測分析 29
4-2具1×3輸出埠之三維矽波導分光訊號準位量測 32
第五章結論與未來展望 36
參考文獻 37

參考文獻

參考文獻
[1] J. A. Davis, R Venkatesan, A. Kaloyeros, M. Beylansky, S. J. Souri, K. Banerjee, K. C. Saraswat, A. Rahamn, R. Reif and J. D. Meindl, “Interconnect Limits on Gigascal Integration (GSI) in the 21st Century” Proc. IEEE Micro, vol. 89, pp. 305-324, (2001).
[2] David A. B. Miller and H. M. Ozaktas, “Limit to the Bit-Rate Capacity of Electrical Interconnects from the Aspect Ratio of the System Architecture” J. Parallel Distrib. Comput., vol. 41, p. 4252, 1997.
[3] K. C. Sarawat and F. Mohammadi, “Effect og Scaling of Interconnections on the Time Delay of VLSI Circuit” IEEE Trans. Electron Devices, vol. ED-29, no. 4, pp. 645-650 (1982).
[4] David M. Pozer “Microwave Engineering” John Wiley & Sons, Inc. 2005.
[5] Yasuhiko Arakawa and Takahiro Nakamura “Silicon Photonics for Next Generation System Integration Platform” Communications Magazine, IEEE, vol. 51, p. 72-77, 2013.
[6] B. Ciftcioglu, R. Berman, S. Wang, J. Hu, I. Savids, M. Jain, D. Moore, M. Huang, E. G. Friedman, G. Wicks and H. Wu, “3-D Integrated Heterogeneous Intra-Chip Free-Space Optical Interconnect” Optical Interconnects Conference, IEEE, p. 56-57, 2012.
[7] B. E. Lemoff, M. E. Ali, G. Panotopoulos, G. M. Flower, B. Mahdavan, A. F. J.Levi and D. W. Dolfi, “MAUI: Enabling Fiber-to-processor with Parallel Multi-wavelength Optical Interconnects” IEEE J. Lightwave Technol., 22, 2043-2054 (2004).
[8] F. Wang, F. Liu and A. Adibi, “45-degree Polymer Micro-mirror Integration for Board-level Three-dimensional Optical Interconnects” Opt. Express, 17, 10514-10521 (2009).

指導教授

伍茂仁(Mount-learn Wu)

審核日期

2014-7-22

推文