| 摘要(英) |
With the advancement of semiconductor technology driven by Moore′s Law, computational power has increased, energy consumption has decreased, and manufacturing costs have been reduced. These developments have led to innovative applications of electrical equipment in human society. When chips and circuit boards become sufficiently small, devices achieve adequate battery life, and prices become affordable to the majority, the technological singularity of development—namely the Fourth Industrial Revolution—is reached. This revolution focuses on the interconnectivity of wearable devices, automation of electronic products, machine learning, and real-time data transmission. Through algorithms, control engineering, and mechanical systems, automation monitoring and data analysis are realized, breaking traditional boundaries and fostering innovation.
In recent years, industrial control equipment, such as industrial automation inverters, AC servo motor controllers, and power regulators for renewable energy, has increasingly required isolation between voltage sources on both sides to ensure equipment safety. Among these components, isolation amplifiers embedded in chips play a critical role. These amplifiers must balance considerations of transmission speed, power consumption, and maximum isolation voltage. This thesis sets the transmission speed based on the overall system, integrates the isolation components within the chip to reduce area, and aims to minimize power consumption.
This thesis implements a circuit architecture for magnetic coupling isolation systems, primarily consisting of two parts: a transformer-based magnetically coupled digital isolation amplifier and a clock data recovery (CDR) circuit. The digital isolation amplifier is based on the pulse polarity architecture, offering advantages such as smaller transformer area and lower power consumption. The detailed circuit design includes edge detectors for detecting rising and falling edges, current-limiting inverters to suppress counter-pulses that may cause logic errors, and a transformer constructed by stacking spiral inductors using Metal 6 and Metal 4 layers. A lumped circuit model is employed to analyze the transformer′s parasitics, while high-speed pulse detectors and comparators are used to recover digital signals.
The CDR circuit comprises a phase detector, charge pump, loop filter, and voltage-controlled oscillator (VCO). For relatively low-speed environments, a Hogge phase detector is adopted to meet the requirements, and a dual-path charge pump loop filter is utilized to reduce the area of the capacitive components within the filter.
The circuit is fabricated using TSMC’s 0.18 μm CMOS 1P6M process, with a chip area of approximately 0.810 mm2. The supply voltage is 1.8 V, and the total circuit power consumption is 21.83 mW. The circuit achieves a transmission speed of 28.8 Mbps, with an inductor diameter of 276 μm, an isolation voltage of 170 V, transient common-mode noise immunity (CMTI) of 35 kV/μs, a lock time of 24.2 μs, and clock jitter of 28.12 ps. |
| 參考文獻 |
[1] Fandrich C L. “An on-chip transformer-based digital isolator system.” Master′s thesis. The University of Tennessee, Knoxville, USA, 2013
[2] Toshiba,“Photocouplers Opticaly Isolation Amplifiers,” TLP7820 datasheet, Jun. 2020
[3] S. Kaeriyama, S. Uchida, M. Furumiya, M. Okada, T. Maeda and M. Mizuno, "A 2.5 kV Isolation 35 kV/us CMR 250 Mbps Digital Isolator in Standard CMOS With a Small Transformer Driving Technique," in IEEE Journal of Solid-State Circuits, vol. 47, no. 2, pp. 435-443, Feb. 2012, doi: 10.1109/JSSC.2011.2170775.
[4] 陳清文, CMOS螺旋電感等效電路之探討, 國立交通大學電信工程學系碩士論文, 中華民國九十四年六月
[5] S. S. Mohan, “The Design, Modeling and Optimization of On-Chip Inductor and Transformer Circuits,” Ph.D. dissertation, Dept. of Electrical Engineering, Stanford Univ., Stanford, CA, USA, Dec. 1999.
[6] S. Jenei, B. K. J. C. Nauwelaers and S. Decoutere, "Physics-based closed-form inductance expression for compact modeling of integrated spiral inductors," in IEEE Journal of Solid-State Circuits, vol. 37, no. 1, pp. 77-80, Jan. 2002, doi: 10.1109/4.974547.
[7] Yu Cao, Xuejue Huang, D. Sylvester, Tsu-Jae King and Chenming Hu, "Impact of on-chip interconnect frequency-dependent R(f)L(f) on digital and RF design," 15th Annual IEEE International ASIC/SOC Conference, Rochester, NY, USA, 2002, pp. 438-442, doi: 10.1109/ASIC.2002.1158099.
[8] H. W. Ott, “Noise Reduction Techniques in Electronic Systems,” 2nd ed. New York, NY, USA: Wiley, 1988.
[9] "Common Mode Transient Immunity (CMTI) for UCC2122x Isolated Gate Drivers." Texas Instruments https://www.ti.com/lit/an/slua909/slua909.pdf?ts=1734275527913&ref_url=https%253A%252F%252Fwww.google.com%252F
[10] 林群育, 應用於鎖相迴路之高解析度相位頻率偵測法, 國立交通大學電控工程學系碩士論文, 中華民國一百年七月
[11] E. Sackinger and W. Guggenbuhl, "A versatile building block: the CMOS differential difference amplifier," in IEEE Journal of Solid-State Circuits, vol. 22, no. 2, pp. 287-294, April 1987, doi: 10.1109/JSSC.1987.1052715.
[12] R. J. Baker, “CMOS Circuit Design, Layout, and Simulation,” 3rd ed. Hoboken, NJ: John Wiley & Sons, Inc., 2010.
[13] 劉深淵, 楊清淵, 鎖相迴路, 滄海書局,2006
[14] C. Hogge, "A self correcting clock recovery curcuit," in Journal of Lightwave Technology, vol. 3, no. 6, pp. 1312-1314, December 1985, doi: 10.1109/JLT.1985.1074356.
[15] C. Shekhar and S. Qureshi, "Design and Analysis of Current Starved VCO Targeting SCL 180 nm CMOS Process," 2018 IEEE International Symposium on Smart Electronic Systems (iSES) (Formerly iNiS), Hyderabad, India, 2018, pp. 86-89, doi: 10.1109/iSES.2018.00027.
[16] S. Suman, K. G. Sharma and P. K. Ghosh, "Analysis and design of current starved ring VCO," 2016 International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT), Chennai, India, 2016, pp. 3222-3227, doi: 10.1109/ICEEOT.2016.7755299.
[17] Altoobaji, A. Hassan, M. Ali, M. Nabavi, Y. Audet, and A. Lakhssassi, “A Fully Integrated 0.6 Gbps Data Communication System for Inductive-Based Digital Isolator with 0.8 ns Propagation Delay and 10^-15 BER,” *Electronics*, vol. 12, no. 3336, pp. 1-16, 2023. doi: 10.3390/electronics12153336.
[18] Z. Xiong, D. Pan, G. Li, and L. Cheng, "A 250Mbps 100kV/μs CMTI On-Chip Double-Isolated Transformer-Based Digital Isolator," in *Proc. of the 2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)*, pp. 156-157, 2022, doi: 10.1109/ICTA56932.2022.9963044.
[19] Y. Ding, C. Lu, L. Song, X. Yu, and W. Qu, "A Fully Integrated, Low-Cost, High Channel Utilization Digital Isolator in Standard CMOS with 50Mbps and 100kV/μs CMTI," in *Proc. of the 2024 Asia Conference on Power and Electrical Engineering (ACPEE)*, pp. 921-925, Mar. 2024, doi: 10.1109/ACPEE60788.2024.10532507.
[20] R. Yun, J. Sun, E. Gaalaas and Baoxing Chen, "A transformer-based digital isolator with 20kVPK surge capability and > 200kV/μS Common Mode Transient Immunity," 2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits), Honolulu, HI, USA, 2016, pp. 1-2, doi: 10.1109/VLSIC.2016.7573497. |
[Endnote RIS 格式]
[相關文章]
[文章引用]
[完整記錄]
[館藏目錄]
至系統瀏覽論文 ( 永不開放)
plurk
funp
live
udn
HD
myshare
netvibes
friend
youpush
delicious
baidu
Google bookmarks
del.icio.us
hemidemi
facebook
twitter
google
reddit