適用於億元位元率混合光纖與銅線之電信乙太接取網路技術系統之盲目等化器和時序同步電路設計

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：22

、訪客IP：3.139.85.113

姓名

蔡明雄(Ming-Shiung Tasi) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

適用於億元位元率混合光纖與銅線之電信乙太接取網路技術系統之盲目等化器和時序同步電路設計
(Blind Equalizer and Timing Recovery Circuit Design for 100Mbps Receiver of Mixed Copper/Fiber EFM Systems)

相關論文

★ 應用於2.5G/5GBASE-T乙太網路傳收機之高成本效益迴音消除器	★ 應用於IEEE 802.3bp車用乙太網路之硬決定與軟決定里德所羅門解碼器架構與電路設計
★ 適用於 10GBASE-T 及 IEEE 802.3bz 之高速低密度同位元檢查碼解碼器設計與實現	★ 基於蛙跳演算法及穩定性準則之高成本效益迴音消除器設計
★ 運用改良型混合蛙跳演算法設計之近端串音干擾消除器	★ 運用改良粒子群最佳化演算法之近端串擾消除器電路設計
★ 應用於多兆元網速乙太網路接收機類比迴音消除器之最小均方演算法電路設計	★ 光耦合隔離系統之接收端晶片電路設計與實現
★ 應用於光耦合隔離系統之發送端雜訊整形類比轉數位轉換器	★ 應用於光耦合隔離系統發送端之動態縮放式類比數位轉換器
★ 電感耦合隔離系統接收端設計與實作	★ 應用於光耦合隔離系統之發送端三角積分調變器
★ 應用於數位視頻廣播系統之頻率合成器及3.1Ghz寬頻壓控震盪器	★ 地面數位電視廣播基頻接收器之載波同步設計
★ 適用於通訊系統之參數化數位訊號處理器核心	★ 以正交分頻多工系統之同步的高效能內插法技術

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

網際網路的應用越來越廣泛，現有傳輸系統的頻寬已經逐漸無法滿足用戶的需求。從傳統的撥接網路到目前的非對稱數位用迴路(ADSL)和纜線數據機(Cable modem)，用戶端到局端的傳輸速度一直是網路頻寬提昇的頻頸所在。因此無論是頻寬或是價格都難以讓使用者接受。假如我們將網路訊號直接傳送到用戶端，不經由其他額外的編碼，則網路頻寬至少由10Mbps起跳，而且可以節省一些不需要的傳輸設備。因此無論在價格或傳輸速度都較現有架構更具有競爭性。這就是EFM系統的最主要的優勢所在。
在本篇論文中，我們建構了一個EFM系統的接收器包含了盲目等化器和時序同步電路。使用Matlab語言進行有限精準度的系統模擬。在此系統中資料傳輸率是100Mbps。而時序同步電路包含時序偵測，迴路濾波器，數值震盪器(NCO)電路。利用鎖相迴路(PLL)和NCO去控制ADC的取樣相位，而更正範圍是 200ppm。

摘要(英)

In recent years, all kinds of network application have been develoed, and bandwidth is not
satisfied with appetite of consumers. From Modem to present Asymmetric Digital Subscriber
Line(ADSL) and Cable Modem, the bottleneck is user’s bandwidth develop(First Mile/Last
Mile). The speed is unable to promote, and the price of the ethernet service is a very heavy
burden to users. If ethernet connects directly to user, then the ethernet signal will transmit
to user. Hence, this will save unnecessary transmit equipment, bandwidth and has at least
10 Mbps data rate. We build EFM receiver simulation platform utilizing Matlab with finite
wordlength. This simulation includes blind equalizer, timing recovery loop. In this simulation,
equalizer coefficients convergence and does not need any training sequence. This equalizer can
operate at least at data rate of 100Mbps with system requirement, where a 9bit ADC is used
for sampling the receiver signal. And, we utilize some techniques to reduce the circuit area .The
timing recovery loop contains timing extracting circuit, loop filter and NCO. The timing error
detects from equalizer output. We utilize PLL and NCO to adjust sampling phase of ADC. The
correction range of timing recovery loop is ±200ppm.

關鍵字(中)

★ 盲目等化器
★ 時序同步
★ 電信乙太網路接取技術

關鍵字(英)

★ Timing recovery
★ Blind equalizer
★ EFM

論文目次

Abstract iv
List of Tables vii
List of Figures viii
Chapter 1 Introduction 1
1.1 Motivation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.2 Thesis Organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
Chapter 2 EFM System Introduction 3
Chapter 3 Blind Equalization 7
3.1 FIR Filter Structures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
3.2 Equalizer Structures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
3.2.1 Linear Equalizer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
3.2.2 Decision Feedback Equalizer . . . . . . . . . . . . . . . . . . . . . . . . . . 10
3.2.3 Fractionally Spaced Equalizer . . . . . . . . . . . . . . . . . . . . . . . . . 11
3.3 LMS Algorithm . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
3.3.1 LMS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
3.3.2 Sign-LMS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
3.3.3 Delay-LMS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
3.4 Blind equalization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
3.4.1 Constant Modulus Algorithm (CMA) . . . . . . . . . . . . . . . . . . . . 18
3.4.2 Modified Constant Modulus Algorithm (MCMA) . . . . . . . . . . . . . . 20
3.4.3 Dual Mode CMA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
v
Chapter 4 Timing Recovery 24
4.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
4.2 Conventional Timing Recovery Method . . . . . . . . . . . . . . . . . . . . . . . 25
4.2.1 Spectral-Line Method . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
4.2.2 Minimum Mean Square Error Method . . . . . . . . . . . . . . . . . . . . 26
4.3 Timing Extraction Method . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
4.3.1 Data-Aided Early-Late Algorithm . . . . . . . . . . . . . . . . . . . . . . 28
4.3.2 Decision-Directed Early-Late Algorithm . . . . . . . . . . . . . . . . . . . 30
4.4 Phase Lock Loop . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
4.4.1 Introduction Phase Lock Loop . . . . . . . . . . . . . . . . . . . . . . . . 30
4.4.2 Phase Lock Loop Analysis . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Chapter 5 System Simulation and Circuit Architecture 34
5.1 Simulation of Equalizr . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
5.2 Simulation of Timing Recovery Loop . . . . . . . . . . . . . . . . . . . . . . . . . 44
Chapter 6 Architecture and Hardware Design 48
Chapter 7 Conclusions and Future Work 57
Bibliography

參考文獻

[1] Cherubini, G.; Creigh, J.; Olcer, S.; Rao, S.K.; Ungerboeck, G., ”100BASE-T2:100 Mbit/s
Ethernet over Two Pairs of Category-3, ”
[2] Borghs, E.; Jacobs, J.; Beck, M.; Mihanta, A.; Vandaele, P.; Pollet, T., ”Prototyping Ethernet
in the First Mile over point-to-point copper, ”Rapid System Prototyping, 2002. Proceedings.
13th IEEE International Workshop on 1-3 July 2002 Page(s):53 - 58
[3] J.G. Proakis, Digital Communications, 2nd Ed., New York, NY, McGraw-Hill,” 1989.
[4] N.J.Fliege, ”Multirate digital signal peocessing:multirate systems,” filter banks, wavelets,”
1994
[5] P.Reutz, ”The architectures and design of a 20-MHZ real-time SDP chip set,” IEEE JSSC,
vol.24,pp.338-348.Apr,1989.
[6] Bernard,. Skliar, ”Digital Commumication Fundamentals and Applications,” Prentice
Hall,1996.
[7] Fertner.A, ”Improvment of bit-error-rate in decision feedback equalizer by preventing
decision-error propagation,” Signal Processing, IEEE Transactions on vol. 467, pp.1872-1877,
July 1998
[8] B. Widrow and S. D. Stearns, Adaptive Signal Processing, Englewood Cliffs: Prentice-Hall,
1985.
[9] Y. Sato, A method of self-recovering equalization for multi-level amplitude modulation, IEEE
Trans. Commun., Vol. COM-23, NO. 6, pp. 679-682, June 1975.
[10] Chang Ching-Chi , QAM baseband VLSI system design and implemenation for digital
CATV, Master Thesis, National Taiwan University, 1998
[11] Ding-Yu Hsin , Design and Implementation of Multi-states Adaptive Equalizer with
QAM/VSB Mode , Master Thesis, National Central University, 1999
[12] A. Benveniste, M. Goursat, and G. Ruget, Robust identification of a nonminimum phase
system: blind adjustment of a linear equalizer in data communications, IEEE Trans. Automat.
Contr., vol. AC-25, pp. 385-399, June 1980.
[13] J. R. Terichler and M. G. Larimore, New processing techniques based on the constant
modulus adaptive algorithm, IEEE Trans. Acoust. Speech, Signal 144 Processing, vol. ASSP-
33, pp. 420-431, Apr. 1985.
[14] D. N. Godard, Self-recovering equalization and carrier tracking in two-dimensional data
communication systems, IEEE Trans. Commun., vol. COM-28, NO. 11, pp. 1867-1875, Nov.
1980.
[15] K.N. Oh and Y.O. Chin, Modified Constant Modulus Algorithm: Blind Equalization and
Carrier Phase Recovery Algorithm, Proc. 1995 IEEE Int. Conf. Commun., vol. 1, pp. 498-502,
Seattle, WA, June 1995.
[16] Vijitha Weerakody and Saleem A.Kassam, Dual-Mode type Aalgorithm for blind equalization,
IEEE Trans. Commun.Vol. 42, pp. 22-28, Jaunary 1994
[17] K.N. Oh and Y.O. Chin, New Blind Equalization techniques based on constant modulus
algorithm , Proc. 1995 IEEE Int. Conf. Commun., vol. 1, pp. 865-869, Seattle, WA, June
1995.
[18] Lee and Messerschmitt, Digital Commumication,2nd Edition Kluuer Academic Publishers.
[19] Simon Haykain, Commumication system,3rd Edition John Wiley Sons, inc, 1994.
[20] Charles K. Summers, ADSL standard implemenation, and archtitecture,U.S.CRC Press
LLC,1999.
[21] K. H. Mueller and M. Muller, Timing recovery in digital synchronous data receivers, IEEE
Trans. Commun., vol. COM-24, pp. 516-531, May 1976.

指導教授

薛木添(Muh-Tian Shiue)

審核日期

2006-7-20

推文