可自我測試且具成本效益之記憶體式快速傅利葉轉換處理器設計; Design of Self-Testable and Cost-Efficient Memory-Based FFT Processors

NCUIR > College of Electrical Engineering & Computer Science > Graduate Institute of Electrical Engineering > Electronic Thesis & Dissertation > Item 987654321/10080

Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/10080

Title:	可自我測試且具成本效益之記憶體式快速傅利葉轉換處理器設計;Design of Self-Testable and Cost-Efficient Memory-Based FFT Processors
Authors:	楊耀先;Yao-Xian Yang
Contributors:	電機工程研究所
Keywords:	內建自我測試電路;記憶體式快速傅利葉轉換;BIST;Memory-Based FFT
Date:	2007-07-04
Issue Date:	2009-09-22 12:05:57 (UTC+8)
Publisher:	國立中央大學圖書館
Abstract:	快速傅利葉轉換處理器已被廣泛的使用在各種數位領域中，如通訊系統和數位訊號處理器等等。記憶體式快速傅利葉轉換處理器是針對低成本應用所衍生出來一種熱門的設計方式，本論文將針對此技術提出一具成本效益之記憶體式快速傅利葉轉換處理器。跟現存處理器的相異之處在於所提出的處理器利用單埠記憶體做為資料存取，進而取代典型記憶體式傅利葉處理器利用雙埠記憶體的設計方式。此提出之方法將能大大的降低處理器在面積上之消耗，此外單埠記憶體的使用無論在功率消耗或是測試時間上，比起雙埠記憶體的使用將能有效的降低。另一方面，本論文也針對記憶體式之傅利葉轉換處理器提出一內建自我測試的方法，此內建測試能夠提供邏輯和記憶體上的電路測試。與現存的方法相比，我們的內建測試設計有較低之面積需求和較低延遲之衝擊。我們利用提出的快速傅利葉的架構搭配內建的測試設計，以256/1024點數來實現此可自我測試之記憶體式快速傅利葉轉換處理器。此實驗使用TSMC 0.18um standard cell library來進行模擬，整個可自我測試之傅利葉處理器的面積只需1.72x1.72 mm^2。 Fast-Fourier transform (FFT) processor is widely used in digital systems, such as communication, digital signal processing (DSP), etc. The memory-based FFT processor is one popular design style for low-cost applications. This thesis proposes a cost-efficient memory-based FFT processor. Differing from the existing memory-based FFT processors, the proposed memory-based FFT processor uses single-port RAMs for data buffering instead of using two-port RAMs. Therefore, the area of the proposed memory-based FFT processor can drastically be reduced. Also, the power consumption and testing cost of single-port RAMs are much less than those of two-port RAMs. On the other hand, this thesis also proposes a built-in self-test scheme (BIST) for memory-based FFT processors. The BIST can support the testing of logic circuits and RAMs. Comparing with the existing approach, our BIST scheme has the advantages of low area cost and small delay penalty. We realized a 256/1024-point self-testable memory-based FFT processor using the proposed FFT architecture and BIST scheme. The area cost of the self-testable memory-based FFT processor is only about 1.72x1.72 mm^2, where TSMC 0.18 um standard cell library is used.
Appears in Collections:	[Graduate Institute of Electrical Engineering] Electronic Thesis & Dissertation

Files in This Item:

File	Size	Format

社群 sharing

Loading...