![]() |
|
以作者查詢圖書館館藏 、以作者查詢臺灣博碩士 、以作者查詢全國書目 、勘誤回報 、線上人數:72 、訪客IP:18.218.156.61
姓名 黃正宇(Zheng-Yu Huang) 查詢紙本館藏 畢業系所 電機工程學系 論文名稱 適用於正交分頻多工系統多輸入多輸出訊號偵測之高吞吐量QR分解設計
(High-Throughput QR Decomposition for MIMO Detection in OFDM Systems)相關論文 檔案 [Endnote RIS 格式]
[Bibtex 格式]
[相關文章]
[文章引用]
[完整記錄]
[館藏目錄]
[檢視]
[下載]
- 本電子論文使用權限為同意立即開放。
- 已達開放權限電子全文僅授權使用者為學術研究之目的,進行個人非營利性質之檢索、閱讀、列印。
- 請遵守中華民國著作權法之相關規定,切勿任意重製、散佈、改作、轉貼、播送,以免觸法。
摘要(中) 本論文目標是針對4×4多輸入多輸出訊號偵測問題來設計和實現一個高吞吐量QR分解的硬體。實數轉換,通道矩陣被展開成8×8大小的矩陣。本論文提出一個QR分解方案,先以複數Givens rotation再以實數Givens rotation做QR分解運算,來取代一般直接轉換成實數矩陣並矩陣三角化的方式。在演算法的複雜度上可以減少44%的運算量。為了達到高吞吐量以及容易地管線化,採用systolic array架構來實現硬體。在傳統複數QR分解systolic array架構中,需要有許多延遲單元來讓資料能以歪斜的輸入方式。針對此問題加以改良,設計一個不用歪斜輸入的架構,同時減小硬體,移除約37%的延遲單元。在實數Givens rotation的部分採用堆疊的triangular systolic array架構來達到與複數級相同的產出速率,且以排程和分時多工技術改良在此部分的使用率及硬體大小。我們使用TSMC 0.18μm CMOS製程來實現此QR分解硬體,gate count為152K。根據晶片繞線佈局後的模擬結果,最大操作頻率可以達到90.09MHz,本論文提出的方案和硬體架構不僅減少了硬體複雜度,也可支援高吞吐量的多輸入多輸出訊號偵測器至2.16Gbps的傳輸速率。我們也探討在MIMO-OFDM系統中,沒有非同步問題之訊號偵測的效能。在OFDM系統中,QR分需要大量零散的記憶體,我們使用區域性緩衝器來合併並減少記憶體數量,利用此方式可增加記憶體的使用效率。
摘要(英) In this thesis, we aim to design and implement a high-throughput QR decomposition architecture for 4 ×4 MIMO signal detection problems. A real-value decomposed MIMO system model is handled and thus the channel matrix to be processed is extended to the size 8×8. Instead of direct factorization, we propose a QR decomposition scheme by cascading one complex-value and one real-value Givens rotation blocks, which can save 44% hardware complexity. The systolic array is adopted for hardware implementation to facilitate pipeline design. Then, the requirement of skewed inputs to the conventional complex-value QR-decomposition systolic array is improved and 37% of delay elements are removed. The real-value Givens rotation stage is implemented by a stacked triangular systolic array to match with the throughput of the complex-value one, and improve the hardware complexity using scheduling and time-sharing. We have implemented the proposed design in TSMC 0.18μm CMOS technology with 152K gates. From post-layout simulations, the maximum operating frequency can achieve 90.09MHz. The proposed scheme not only reduces the hardware complexity, but also supports high throughput for MIMO-OFDM signal detection up to 2.16Gbps under stationary channels. We also analyze the performance of MIMO detection with perfect synchronization in MIMO-OFDM systems. In this system, a lot of bitty and piecemeal memory of QR decomposition is required. We integrate all the small memory and improve the mount of memory at QR decomposition module by local buffers. With this technique, the efficiency of memory can be increased.
關鍵字(中) ★ QR分解
★ 多輸入多輸出
★ 正交分頻多工關鍵字(英) ★ QR decomposition
★ OFDM
★ MIMO論文目次 目錄 iii
圖示列表 v
表格列表 viii
第一章 緒論 1
1.1 多輸入多輸出系統簡介 1
1.2 研究動機 1
1.3 論文架構 2
第二章 簡介 3
2.1 多輸入多輸出訊號偵測 3
2.2 系統參數規格與簡介 5
第三章 QR分解演算法 9
3.1 QR分解演算法 9
3.2 Gram-Schmidt Algorithm 9
3.2.1 實數QR分解的Gram-Schmidt演算法 10
3.2.2 複數QR分解的Gram-Schmidt演算法 13
3.3 Householder Transformation Algorithm 13
3.3.1 實數QR分解的Householder Transformation演算法 14
3.3.2 複數QR分解的Householder Transformation演算法 17
3.4 Givens Rotation Algorithm 18
3.4.1 實數QR分解的Givens Rotation演算法 18
3.4.2 複數QR分解的Givens Rotation演算法 21
3.4.3 CORDIC演算法 22
3.4.4 以CORDIC實現Givens Rotation演算法 24
3.5 演算法比較 26
第四章 Proposed QR Decomposition 28
4.1 QR轉換的方案 (QR Decomposition Scheme) 28
4.2 硬體架構 35
4.2.1 複數級架構 (Complex Stage Architecture) 35
4.2.1.1 Conventional Systolic Array 36
4.2.1.2 Proposed Systolic Array Architecture 38
4.2.2 實數級架構 (Real Stage Architecture) 42
4.2.3 緩衝器(Buffer) 47
第五章 硬體實現 54
5.1 設計流程簡介 54
5.2 定點數模擬 54
5.3 晶片佈局設計 57
5.4 晶片佈局結果與規格 60
5.5 晶片量測結果 63
第六章 高吞吐量多輸入多輸出正交分頻多工系統之訊號偵測 69
6.1 系統架構 69
6.2 通道估測 (Channel Estimation) 70
6.3 QR分解 72
6.4 系統模擬 79
第七章 結論 82
參考文獻 83
參考文獻 [1] A. Burg , M. Borgmann, M. Wenk, M. Zellweger, W. Fichtner, and H. Bolcskei, “VLSI implementation of MIMO detection using the sphere decoding algorithm”, IEEE Journal of Solid-State Circuits, vol. 40, pp. 1566-1577, July 2005.
[2] Yingni Jin, Zhengqi Zheng, Xiuzhen Wang, and Yanbo Zhang, “Discussion of 3GPP LTE MIMO Signal Detecting Algorithms Based on QR Decomposition”, IEEE IITA International Conference on Control, Automation and Systems Engineering, pp.191-194, July 2009.
[3] Yoshizawa, S. and Miyanaga, Y., “VLSI Implementation of a 4×4 MIMO-OFDM transceiver with an 80-MHz channel bandwidth”, in Proc. Int. Symp. Circuits and Systems, May 2009, pp.1743-1746.
[4] M. Shabany and P. G. Gulak, “A 0.13mm CMOS 655 Mbps 4x4 64-QAM K-best MIMO detector”, IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2009, pp. 256-257.
[5] Chitranjan K. Singh, Sushma H. Prasad, and Poras T. Balsara, “A Fixed-Point Implementation for QR Decomposition”, in Proc. IEEE Int. Symp. Circuits Systems, Oct. 2006, pp. 75-78.
[6] C. K. Singh, S. H. Prasad, and P. T. Balsara, “VLSI Architecture for Matrix Inversion using Modified Gram-Schmidt based QR Decomposition,” in Proc. Int. Conf. VLSI Design, Jan. 2007, pp. 836-841.
[7] Salmela, P., Burian, A., Sorokin, H., and Takala, J., “Complex-Valued QR Decomposition Implementation for MIMO Deceivers”, in IEEE int. conf. on Acoustics, Speech and Signal Processing, Mar. 2008, pp. 1433-1436.
[8] K.-L. Chung, W.-M. Yan, “The Complex Householder Transform”, IEEE Transactions on Signal Processing, vol. 45, no. 9, pp. 2374-2376, Sep. 1997.
[9] Yun Wang, Jinkuan Wang, and Zhibin Xie, “Parallel MIMO Detection Algorithm Based on Householder Transformation”, In Int. Sym. on Intelligent Signal Processing and Communication Systems, Nov. 2008, pp.180-183.
[10] A. Maltsev, V. Pestretsov, R. Maslennikov, and A. Khoryaev, “Triangular systolic array with reduced latency for QRdecomposition of complex matrices,” in Proc. Int. Symp. Circuits and Systems, May 2006, pp. 385-388. Pp. 57-60.
[11] Kuang-Hao Lin, Chang, R.C., Chien-Lin Huang, Feng-Chi Chen, Shih-Chun Lin, “Implementation of QR decomposition for MIMO-OFDM detection systems”, in IEEE int. conf. Electronics, Circuits and Systems, Aug. 2008.
[12] Y. T. Hwang and W. D. Chen, “A Low Complexity Complex QR Factorization Design for Signal Detection in MIMO OFDM systems”, in Proc. Int. Symp. Circuits and Systems, May 2008, pp. 932-935.
[13] C. K. Singh, S. H. Prasad, and P. T. Balsara, “VLSI Architecture for Matrix Inversion using Modified Gram-Schmidt based QR Decomposition,” in Proc. Int. Conf. VLSI Design, Jan. 2007, pp. 836-841.
[14] K. H. Lin, C.H. Lin, C. H. Chang, C. L. Huang, and F. C. Chen, “Iterative QR Decomposition Architecture Using the Modified Gram-Schmidt Algorithm”, in Proc. Int. Symp. Circuits and Systems, May 2009, pp.1409- 1412.
[15] D. Patel, M. Shabany, and P. Glenn Gulak, “A Low-Complexity High-Speed QR Decomposition Implementation for MIMO Receivers”, in Proc. Int. Symp. Circuits and Systems, May 2009, pp.33-36.
指導教授 蔡佩芸(Pei-Yun Tsai) 審核日期 2010-6-21 推文 plurk
funp
live
udn
HD
myshare
netvibes
friend
youpush
delicious
baidu
網路書籤 Google bookmarks
del.icio.us
hemidemi
myshare