操作於1伏特以下及具固定電壓控制震盪器增益值之鎖相迴路

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：47

、訪客IP：3.143.5.161

姓名

邱昭彰(Chao-Chang Chiu) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

操作於1伏特以下及具固定電壓控制震盪器增益值之鎖相迴路
(A Sub-1V Phase-Locked Loop with Constant KVCO Technique)

相關論文

★ 一種應用於觸控液晶顯示器的新型嵌入式開關	★ 多重相位之延遲鎖定迴路倍頻器設計與分析
★ 2.5Gbps串列收發器設計	★ 具低抖動與可適應式頻寬之自我偏壓鎖相迴路設計
★ 應用於串列傳輸之2.5GB/s CMOS 超取樣資料回復電路	★ 全數位任意責任週期之同步映射延遲電路
★ 全數位式互補金屬氧化半導自我取樣延遲線電路用於時脈抖動量測	★ 500MHz,30個相位輸出之鎖相迴路應用於三倍超取樣時脈回復系統
★ 設計於90奈米製程輸出頻率為100MHz-1GHz之具可適應性頻寬鎖相迴路	★ 高解析度可變動責任週期之同步複製延遲電路
★ 奈米CMOS晶片內序列傳輸之接收器	★ 奈米CMOS晶片內序列傳輸之送器
★ 基於鎖相迴路之多重相位脈波產生器	★ 低能量時脈儲存元件之分析、設計與量測
★ 具有預先增強器之Gbps串列連結傳送器及全數位超取樣資料回復器	★ 應用於10Gbps晶片系統傳輸鏈之低抖動自我校準鎖相迴路設計

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

節能減碳為近年來電路設計上越來越受到重視的議題，鎖相迴路是通訊系統中用來產生同步時脈的重要電路，因此也不能忽略鎖相迴路的功率消耗。降低功率消耗的方法中，最直接的做法就是降低操作電壓；在本論文中提出一個可操作在0.9-V，並輸出1.25-GHz 八個相位的鎖相迴路，以達到高操作頻低功率消耗的目的。
但在低電壓的鎖相迴路設計中存在著許多設計上的困難，包括漏電流問題、避免電晶體疊接和過大的臨界電壓值等，如何正確且穩定的操作在低電壓下將在本論文中詳細探討。論文中提出一個具閘級回授充電幫浦，可有效降低充放電之電流不匹配問題，以達到降低壓控震盪器控制電壓之抖動，進而提升鎖相迴路的性能。此外，在寬頻率範圍的多頻帶壓控震盪器設計中，無論是LC震盪器，亦或是環型震盪器往往會存在KVCO (頻率對電壓變化之斜率) 變化劇烈的問題，這將會衍生出許多的問題。因此在本論文亦提出了一個可在製程、電壓、溫度變異下均能避免此問題之全新固定電壓控制震盪器增益值技術。
本晶片採用TSMC 0.18 UM CMOS Mixed Signal RF General Purpose MiM Al 1P6M 1.8&3.3V製程實現，當輸出為1.25GHz時，功率消耗為3.7mW，其輸出的抖動
為6 ps (p-p)，晶片的核心部分面積為0.09 mm2。

摘要(英)

The issue of energy saving and carbon reduction is more and more important on circuit design. Phase-locked loop (PLL) is one of the important blocks in communication system. Thus, the power consumption of PLL is not able to ignore. To reduce supply voltage is the easiest way to decrease power consumption. A 0.9-V 1.25 GHz 8-phase PLL is proposed to achieve high output frequency and low power consumption.
There are several problems in the low voltage PLL design, inculding leakage current, MOSFET cascade and threshold voltage ,etc. We will discuss about how to operate correctly and stably in low supply voltage. This PLL uses a gate-feedback technique to reduce the current mismatch problem of the charge pump. Therefore, the output frequency jitter will be decreased and the performance of PLL will be improved. In addition, both LC oscillator and ring oscillator have the dramatic variation of KVCO in the wide range multi-band voltage control oscillator design. A novel constant-KVCO technique was proposed to avoid the problem with the process, voltage, and temperature variations.
This chip is implemented in TSMC 0.18 UM CMOS Mixed Signal RF General Purpose MiM Al 1P6M 1.8&3.3V process. The output jitter performance of the proposed PLL is 2.79 ps (peak-peak) at 1.25- GHz. The power consumption of the PLL is 3.7 mW at 1.25-GHz and the core area is 0.09 mm2

關鍵字(中)

★ 低電壓
★ 鎖相迴路

關鍵字(英)

★ low voltage
★ pll
★ phase-locked loop

論文目次

第1章緒論1
1.1動機1
1.2低電壓鎖相迴路挑戰1
1.3論文組織.2
第2章鎖相迴路基本觀念.3
2.1 鎖相迴路操作原理及組成元件3
2.1.1相位頻率偵測器.5
2.1.2充放電幫浦9
2.1.3迴路濾波器..12
2.1.4電壓控制震盪器..13
2.1.5除頻器.17
2.2鎖相迴路的系統分析.18
2.2.1公式推導...18
2.2.2Matlab模擬.24
第3章多頻帶壓控震盪器之分析比較..27
3.1常用的多頻帶壓控震盪器.29
3.1.1 電流切換式多頻帶壓控震盪器29
3.1.2 電容切換式多頻帶壓控震盪器31
3.2壓控震盪器頻帶數最佳化.32
第4章低操作電壓多頻帶鎖相迴路設計與製作.36
4.1 低操作電壓之電路設計技巧..37
4.2 低操作電壓鎖相迴路的組成與元件.39
4.2.1 相位頻率偵測器.39
4.2.2 充放電幫浦43
4.2.3 迴路濾波器49
4.2.4 具固定電壓控制震盪器增益值之多頻帶電壓控制震盪器..50
4.2.5 除頻器.59
4.3 低操作電壓鎖相迴路模擬結果61
第5章晶片佈局及量測65
5.1鎖相迴路電路佈局.65
5.2 晶片量測考量.68
第6 章結論70
參考文獻71

參考文獻

[1] S.S. Rajput and S.S. Jamuar, “Low Voltage Analog Circuit Design Techniques,” IEEE Circuits and Systems Magazine, vol. 2, pp.24-42, Jan. 2002.
[2] S. Chatterjee, K. P. Pun, N. Stanic, Y. Tsividis, and P. Kinget, “Analog Circuit Design Techniques at 0.5V,” Springer International Edition, 2006.
[3] T. Sakurai, “Low Power Digital Circuit Design,” IEEE European Solid-State Circuits Conference, pp. 11–18, Sept. 2004.
[4] W. S. T. Yan, and H. C. Luong, “A 900-Mhz CMOS Low-Phase-Noise Voltage-Controlled Ring Oscillator,” IEEE Transactions on Circuits and System, vol.48, pp. 216-221, Feb. 2001.
[5] “An Analysis and Performance Evaluation of a Passive Filter Design Techniques for Charge Pump PLL’s,” National Semiconductor application note, July 2001.
[6] H. R. Lee, M. S. Hwang, B. J. Lee, Y. D. Kim, D. Oh, K. Kim, S. H. Lee, D. K. Jeong, and W. Kim, “A 1.2-V-Only 900-mW 10 Gb Ethernet Transceiver and XAUI Interface With Robust VCO Tuning Technique,” IEEE J. Solid-State Circuits, pp. 2148-2158, Nov. 2005.
[7] L. Sun, and D. Nelson, ” A 1V GHz Range 0.13um CMOS Frequency Synthesizer,” IEEE Custom Integrated Circuits Conference , pp. 327-330, San Diego, Calif, USA, May 2001.
[8] W. B. William, U. Moon, K. R. Lakshmikumar, and L. Dai, “A CMOS self-calibrating frequency synthesizer,” IEEE J. Solid-State Circuits, vol. 35, pp. 1437-1444, Oct. 2001.
[9] J. Nakanishi, H. Notani, H. Makino, and H. Shinohara, “A Wide Lock-in Range PLL using Self-Calibrating Technique for Processors,” IEEE Asian Solid-State Circuits Conference, pp.285-288, Nov. 2005.
[10] D. Park and S. Cho, “A power-optimized CMOS LC VCO with wide tuning range in 0.5-V supply”IEEE International Symposium on Circuits and Systems, pp. 32 – 36, Sept. 2006
[11] A.M. Samuel, and J.P. Gyvez, “A Multi-Band Single-Loop PLL Frequency Synthesizer with Dynamically-Controlled Switched Tuning VCO,” IEEE Midwest Symposium on Circuits and Systems, pp.818-821, Aug. 2000.
[12] H. Yu, Y. Inoue, and Y. Han, “A New High-Speed Low-Voltage Charge Pump for PLL Applications,” International Conference on ASIC, vol. 1, pp. 387-390, Oct. 2005.
[13] M. El-Hage, and F. Yuan, “An Overview of Low-Voltage VCO Delay Cells and A Worst-Case Analysis of Supply Noise Sensitivity,” Electrical and Computer Engineering, vol. 3, pp. 1785-1788, May 2004.
[14] M. Mansur, and C. Yang, “A Low-Power Adaptive Bandwidth PLL and Clock Buffer With Supply-Noise Compensation,” IEEE J. Solid-State Circuits, vol. 38, pp. 1804-1812, Jul. 2003.
[15] I. Hwang, C. Kim, and S. Kang, “A CMOS Self-Regulating VCO With Low Supply Sensitivity,” IEEE J. Solid-State Circuits, vol. 40, pp. 1549-1556, Jul. 2004.
[16] W. Jung, H. Choi, C. Jeong, K. Kim, W. Kim, H. Jeon, G. Koo, J. Kim, J. Seo, M. Ko, and J. Kim, “A 1.2mW 0.02mm2 2GHz Current-Controlled PLL Based on a Self-Biased Voltage-to Current Converter,” IEEE International Solid-State Circuits Conference, pp. 310-311, Feb. 2007.
[17] H. Ananthan, C.H. Kim, and K. Roy, “Larger-than-Vdd Forward Body Bias in Sub-0.5V Nanoscale CMOS,” International Symposium on Low Power Electronics and Design, pp.8-13, Aug. 2004.
[18] H. Yu, Y. Inoue, and Y. Han, “A New High-Speed Low-Voltage Charge Pump for PLL Applications,” International Conference on ASIC, vol. 1, pp. 387-390, Oct. 2005.
[19] J. Navarro, and W. Noije, “A 1.6-GHz Dual Modulus Prescaler Using the Extended True-Single-Phase-Clock CMOS Circuit Technique (E-TSPC),” IEEE J. Solid-State Circuits, vol. 34, pp. 97-102, Jan. 1999.
[20] K. H. Cheng, K. F. Chang, Y. L. Lo, C. W. Lai, and Y. K. Tseng, “A 100MHz-1GHz adaptive bandwidth phase-locked loop in 90nm process ,” IEEE International Symposium on Circuits and Systems, pp.4, Sept. 2006.
[21] S. Yu, and P. Kinget, “A 0.65V 2.5GHz Fractional-N Frequency Synthesizer in 90nm CMOS,” IEEE International Solid-State Circuits Conference, pp. 304-306, Feb. 2007.
[22] X. Yu, Y. Sun, L. Zhang, W. Rhee, and Z. Wang, “A 1GHz Fractional-N PLL Clock Generator with Low-OSR ΔΣ Modulation and FIR-Embedded Noise Filtering,” IEEE International Solid-State Circuits Conference, pp. 346-348, Feb. 2008.
[23] A. Arakali, S. Gondi, P. K. Hanumolu, “Low-Power Supply-Regulation Techniques for Ring Oscillators in Phase-Locked Loops Using a Split-Tuned Architecture,” IEEE J. Solid-State Circuits, vol. 44, pp. 2169-2181, Aug. 2009.

指導教授

鄭國興(Kuo-Hsing Cheng)

審核日期

2010-7-30

推文