參考文獻 |
References
[1] H. Kondo, S. Otani, M. Nakajima, O. Yamamoto, N. Masui, N. Okumura, M. Sakugawa, M. Kitao, K. Ishimi, M. Sato, F. Fukuzawa, S. Imasu, N. Kinoshita, Y. Ota, K. Arimoto, and T. Shimizu, “Heterogeneous multicore SoC with SiP for secure multimedia applications,” IEEE J. Solid-State Circuits, vol. 44, no. 8, pp. 2251-2258, Aug. 2009.
[2] J.-L.Shin, D. Huang, B. Petrick., C. Hwang, K.-W. Tam, A. Smith, H. Pham, H. Li, T. Johnson, A.-S. Leon, and A. Strong, “A 40 nm 16-core 128-thread SPARC SoC processor,” IEEE J. Solid-State Circuits, vol. 46, no. 1, pp. 131-143, Jan. 2011.
[3] Y. Elboim, A. Kolodny, and R. Ginosar, “A clock-tuning circuit for system-on-chip” IEEE Trans. On Very Large Scale Integr. Syst., vol. 11, no. 1, pp. 616-626, Aug. 2003.
[4] K. Lee, S.-J. Lee, and H.-J. Yoo, “Low-power network-on-chip for high-performance SoC design” IEEE Trans. On Very Large Scale Integr. Syst., vol. 14, no. 2, pp. 148-160, Feb. 2006.
[5] K.-H. Ryu, D.-H. Jung, and S.-O. Jung, “A DLL based clock generator for low-power mobile SoCs,” IEEE Transactions on Consumer Electronics, Vol. 56, No. 3, pp. 1950-1956, August 2010.
[6] K. Takeuchi, A. Yoshikawa, M. Komoda, K. Kotani, H. Matsushita, Y. Katsuki, Y. Yamamoto, and T. Sato, “Clock-skew test module for exploring reliable clock-distribution under process and global voltage-temperature variations,” IEEE Trans. On Very Large Scale Integr. Syst., vol. 16, no. 11, pp. 1559-1566, Nov. 2008.
[7] W.-W. Si, D. Weber, S.-A. Alibeik, M.-L. Lee, R. Chang, H. Dogan, H. Gan, Y. Rajavi, S. Luschas, S. Ozgur, P. Husted, and M. Zargari,” A single-chip CMOS bluetooth v2.1 radio SoC,” IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2896-2904, Dec. 2008.
[8] W.-R. White, M. Bugbee, S. Dobbs, X. Wu, R. Balmford, J. Nuttgens, U.-S. Kiani, R. Clegg, and G.-W. den Besten, “A robust high speed serial PHY architecture with feed-forward correction clock and data recovery,” IEEE J. Solid-State Circuits, vol. 44, no. 7, pp. 1914-1926, Jul. 2009.
[9] B. Zhai, D. Blaauw, D. Sylvester, and K. Flautner, “The limit of dynamic voltage scaling and insomniac dynamic voltage scaling,” IEEE Trans. On Very Large Scale Integr. Syst., vol. 13, no. 11, pp. 1239-1252, Nov. 2005.
[10] K.-J. Nowka, G.-D. Carpenter, E.-W. MacDonald, H.-C. Ngo, B.-C. Brock, K.-I. Ishii, T.-Y. Nguyen, and J.-L. Burns, “A 32-bit power PC system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling,” IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1441-1447, Nov. 2002.
[11] K. Nose, A. Shibayama, H. Kodama, M. Mizuno, M. Edahiro, N. Nishil, “Deterministic inter-core synchronization with periodically all-in-phase clocking low-power multi-core SoCs,” in Proc. IEEE Int. Solid-State Circuits Conference, San Francisco, 2002, pp. 671-674.
[12] M. Barai, S. Sengupta, and J. Biswas, “Digital controller for DVS-enabled DC–DC converter,” IEEE Transactions on Power Electronic, Vol. 25, NO. 3, pp. 557-573, Mar. 2010.
[13] T. Saeki, Y. Nakaoka, M. Fujita, A. Tanaka, K. Nagata, K. Sakakibara, T. Matano, Y. Hoshino, K. Miyano, S. Isa, S. Nakazawa, E. Kakehashi, J.M. Drynan, M. Komuro, T. Fukase, H. Iwasaki, M. Takenaka, J. Sekine, M. Igeta, N. Nakanishi, T. Itani, I. Yoshida, K. Yoshino, S. Hashimoto, T. Yoshii, M. Ichinose, T. Imura, M. Uziie, S. Kikuchi, K. Koyama, Y. Fukuzo and T. Okuda, “A 2.5-ns clock access, 250-MHz, 256-Mb SDRAM with synchronous mirror delay,” IEEE J. Solid-State Circuits, vol. 31, no. 11, pp. 1656-1668, Nov. 1996.
[14] T. Seaeki, H. Nakamura and J. Shimizu, “A 10 ps jitter 2 clock cycle lock time CMOS digital clock generator based on an interleaved synchronous mirror delay scheme,” in Proc. IEEE Symp. VLSI Circuits Dig. Tech. Papers, Tokyo, 1997, pp. 109-110.
[15] K. Sung, B.-D. Yang and L.-S. Kim, “Low power clock generator based on an area-reduced interleaved synchronous mirror delay scheme,” in Proc. IEEE Int. Symp. on Circuits and Systems, Scottsdale, 2002. Vol. 3, pp. 671-674.
[16] T. Saeli, K. Minami, H. Yoshida and H. Suzuki, “A direct-skew-detect synchronous mirror delay for application-specific integrated circuits,” IEEE J. Solid-State Circuits, vol. 34, no. 3, pp. 372-379 ,Mar 1999.
[17] K. Sung and L.-S. Kim, “A high-resolution synchronous mirror delay using successive approximation register,” IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 1997-2004, Nov. 2004.
[18] K.-H. Cheng, C.-L. Hung and C.-L. Wu, “Arbitrary duty cycle synchronous mirror delay circuits design,” in Proc. IEEE Asian Solid-State Circuits Conference, Hangzhou, 2006, pp. 283-286.
[19] Y.-M. Wang and J.-S. Wang, “A low-power half-delay-line fast skew compensation circuit,” IEEE J. Solid-State Circuits, vol. 39, no. 6, pp. 906-918, Jun. 2004.
[20] J.-G. Maneatis, “Low-jitter process-independent DLL and PLL based on self-biased techniques,” IEEE J. Solid-State Circuits, vol. 31, pp. 1723-1732, Nov. 1996.
[21] B. Razavi, “Design of analog CMOS integrated circuits,” New York:McGraw-Hill, 2001.
[22] W. Rhee, “Design of high-performance CMOS charge pumps in phase-locked loops”, IEEE International Symposium on Circuits and Systems, vol. 2, Jun. 1999, pp. 545-548.
[23] T.-C. Lee and B. Razavi, "A stabilization technique for phase-pocked frequency synthesizers", IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 888-894 , Jun. 2003.
[24] W.-O. Keese, "An analysis and performance evaluation of a passive filter design techniques for charge pumps PLL’s,” National Semiconductor application note, July 2001.
[25] B. Razavi, “A study of phase noise in CMOS oscillators,” IEEE J. Solid-State Circuits, vol. 31, Issue 3, pp. 331-343, Mar. 1996.
[26] Y.-W. Kim and J.-D. Yu, “Phase noise model of single loop frequency synthesizer,” IEEE J. Solid-State Circuits, vol. 35, no. 10, pp.1437-1444, Oct. 2000.
[27] C.-H. Lee, K. McClellan, and J. Choma, “A supply noise insensitive PLL design through PWL behavioral modeling and simulation,” IEEE Trans. Circuits Syst. II: Expr. Briefs, vol. 48, no. 12, pp. 1137-1144, Dec. 2001
[28] K.-H. Cheng, and Y.-L. Lo, “A fast-lock mixed-mode DLL with wide-range operation and multiphase outputs,” IEEE Trans. Circuits Syst. II: Expr. Briefs, vol. 54, no. 7, pp. 561-565, Jul. 2007.
[29] S.-I. Liu and C.-Y. Tang, “Phase-locked loop,” 滄海書局, 2006.
[30] M. Lee, and A.-A. Abidi, “A 9 b, 1.25 ps resolution coarse-fine time-to-digital converter in 90 nm CMOS that amplifies a time residue,” IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 769-777, Apr. 2008.
[31] V. Kratyuk, “Digital phase-locked loops for multi-GHz clock generation,” OSU Ph. D. Thesis, Dec. 2006.
[32] K.-F. Un, P.-I. Mak, and R.-P. Martins, “Analysis and design of open-loop multiphase local-oscillator generator for wireless applications,” IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 57, no. 5, pp. 970-981, May 2010.
[33] K.-H. Choi, J.-B. Shin, J.-Y. Sim, and H.-J. Park, “An interpolating digitally-controlled oscillator for a wide-range all-digital PLL,” IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 56, no. 9, pp. 2055-2063, Sep. 2009.
[34] C.-C. Chung, and C.-Y. Lee, “An all-digital phase-locked loop for high-speed clock generation,’’ IEEE J. Solid-State Circuits, vol. 38, no. 2, pp. 347-351, Feb. 2003.
[35] P.-L. Chen, C.-C. Chung, and C.-Y. Lee, “A portable digitally controlled oscillator using novel varactors,’’ IEEE Trans. Circuits Syst. II: Expr. Briefs, vol. 52, no. 5, pp. 233-237, May 2005.
[36] F. Lin, and R.-J. Baker, “A register-controlled symmetrical DLL for double-data-rate DRAM,” IEEE J. Solid-State Circuits, vol. 34, Apr. 1999.
[37] H.-W. Lee, W.-J. Yun, Y.-K. Choi, H.-H. Choi, J.-J. Lee, K.-H. Kim, S.-D. Kang, J.-Y. Yang, J.-S. Kang, H.-O. Lee, D.-U. Lee, S. Sim, Y.-J. Kim, W.-J. Choi, K.-S. Song, S.-H. Shin, H.-W. Moon, S.-W. Kwack, J.-W. Lee, N.-K. Park, K.-W. Kim, Y.-J. Choi, J.-H. Ahn, and B.-T. Chung, “A 1.6V 3.3Gb/s GDDR3 DRAM with dual-mode phase- and delay-locked loop using power-noise management with unregulated power supply in 54nm CMOS,” in Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Paper, 2009, pp. 140-141
[38] W.-J. Yun, H.-W. Lee, D. Shin, and S. Kim, “A 3.57 Gbs low jitter all-digital DLL with dual DCC circuit for GDDR3 DRAM in 54-nm CMOS technology,” IEEE Trans. On Very Large Scale Integr. Syst., accepted for future publication, Forthcoming, 2010.
[39] T. Hamamoto, Y. Konishi, and T. Yoshihara, “A 667Mb/s operating digital DLL architecture for 512Mb DDR SDRAM,” IEEE J. Solid-State Circuits, vol. 39, no. 1, Jan. 2004.
[40] G.-K. Dehng, and S.-I. Lin, “A fast-lock mixed-mode DLL using a 2-b SAR algorithm,” IEEE J. Solid-State Circuits, vol. 36, no. 10, Oct. 2001.
[41] C.-C. Chung and C.-Y. Lee, “A new DLL-based approach for all-digital multiphase clock generation,” IEEE J. Solid-State Circuits, vol. 39, no. 3, Mar. 2004.
[42] R.-J. Yang and S.-I. Liu, “A 40-550MHz harmonic-free all-digital delay-locked loop using a variable SAR algorithm,” IEEE J. Solid-State Circuits, vol. 42, no. 2, Feb. 2007.
[43] Y.-J. Wang, S.-K. Kao, and S.-I. Liu, “All-digital delay-locked loop/pulsewidth-control loop with adjustable duty cycles,” IEEE J. Solid-State Circuits, vol. 41, no. 6, Jun. 2006.
[44] T. Matano, Y. Takai, and K. Koyama, “A 1Gb/s/pin 512Mb DDR2 SDRAM using a digital DLL and a slew-rate-controlled output buffer,” IEEE J. Solid-State Circuits, vol. 38, no. 5, Jan. 2003.
[45] R.-J. Yang and S.-I. Liu, “A 2.5GHz all-digital delay-locked loop in 0.13μm CMOS technology,” IEEE J. Solid-State Circuits, vol. 42, no. 2, Feb. 2007.
[46] D. Shim, D.-Y. Lee, S. Jung, C.-H. Kim and W. Kim, “An analog synchronous mirror delay for high-speed DRAM application,” IEEE J. Solid-State Circuits, vol. 34, no. 4, pp. 484-493, Apr. 1999.
[47] K.-H. Cheng, C.-W. Su and S.-W. Lu, “Wide-range synchronous mirror delay with arbitrary input duty cycle,” IEE ELECTRONICS LETTERS, vol.44, no. 11, pp. 655-667, May. 2008.
[48] M.-Y. Kim, D. Shin, H. Chae, and C. Kim, “A low-jitter open-loop all-digital clock generator with two-cycle lock-time,” IEEE Trans. On Very Large Scale Integr. Syst, vol. 17, no. 10, pp. 1461-1469, Oct. 2009.
[49] K.-H. Cheng, K.-W. Hong, C.-H. Chen, and J.-C. Liu, “A high precision fast locking arbitrary duty cycle clock synchronization circuit,” IEEE Trans. On Very Large Scale Integr. Syst, vol.09, no. 7, pp. 1218-1228, 2011.
[50] J. Yuan and C. Svensson, “High-speed CMOS circuit technique,” IEEE J. Solid-State Circuits, vol. 24, no. 1, pp. 62-70, Feb. 1989.
[51] P. Larsson and C. Svensson, “Impact of clock slope on true single phase clocked (TSPC) CMOS circuits,” IEEE J. Solid-State Circuits, vol. 29, no. 9, pp. 723-726, Jun. 1994.
[52] HSPICE User Guide: Analyzing electrical yields, Ver. C-2009.03, Mar., 2009.
[53] A.-M. Fahim, “A compact, low-power low-jitter digital PLL,” in Proc. European Solid-State Circuits Conference, Estoril, 2003, pp. 101 - 104.
[54] K.-J Hsiao and T.-C. Lee, “An 8-GHz to 10-GHz distributed DLL for multiphase clock generation”, IEEE J. Solid-State Circuits, vol. 44, no. 9, pp. 2478 – 2487, Sept. 2009.
[55] S.-K. Kao, B.-J. Chen, and S.-I. Liu, “A 62.5–625-MHz anti-reset all-digital delay-locked loop,” IEEE J. Solid-State Circuits, vol. 54, no. 7, pp. 566-570, Jul. 2007.
[56] D. Shin, J. Song, H. Chae, and C. Kim, “A 7 ps Jitter 0.053 mm2 fast lock all-digital DLL with a wide range and high resolution DCC,” IEEE J. Solid-State Circuits, vol. 44, no. 9, pp. 2437-2451, Sep. 2009.
[57] J.-S. Wang, C.-Y. Cheng, J.-C. Liu, Y.-C. Liu, and Y.-M. Wang, “A duty-cycle-distortion-tolerant half-delay-line low-power fast-lock-in all-digital delay-locked loop,” IEEE J. Solid-State Circuits, vol. 45, no. 5, pp. 1036-1047, May 2010.
[58] M. Zanuso, P. Madoglio, S. Levantino, C. Samori, and A. L. Lacaita, “Time-to-digital converter for frequency synthesis based on a digital bang-bang DLL,” IEEE Trans. Circuits Syst. II: Reg. Papers, vol. 57, no. 3, pp. 548-555, Mar. 2010.
[59] S. Hoyos, C.-W. Tsang, J. Vanderhaegen, Y. Chiu, Y. Aibara, H. Khorramabadi, and B. Nikolic, “A 15 MHz to 600 MHz, 20 mW, 0.38 mm2 split-control, fast coarse locking digital DLL in 0.13 m CMOS,” IEEE Trans. On Very Large Scale Integr. Syst, accepted for future publication, Forthcoming, 2011.
[60] Y.-S. Kim, S.-K. Lee, H.-J. Park, and J.-Y. Sim, “A 110 MHz to 1.4 GHz locking 40-phase all-digital dLL,” IEEE J. Solid-State Circuits, vol. 46, no. 2, pp. pp. 435-444, Feb. 2010.
|