![]() |
|
以作者查詢圖書館館藏 、以作者查詢臺灣博碩士 、以作者查詢全國書目 、勘誤回報 、線上人數:78 、訪客IP:3.135.204.13
姓名 鄭凱中(Kai-chung Cheng) 查詢紙本館藏 畢業系所 電機工程學系 論文名稱 具可適性自動調節機制之低複雜度K-最佳多輸入輸出解碼器
(A Low-complexity K-Best Detector with Adaptive Self-adjusting Mechanisms)相關論文 檔案 [Endnote RIS 格式]
[Bibtex 格式]
[相關文章]
[文章引用]
[完整記錄]
[館藏目錄]
[檢視]
[下載]
- 本電子論文使用權限為同意立即開放。
- 已達開放權限電子全文僅授權使用者為學術研究之目的,進行個人非營利性質之檢索、閱讀、列印。
- 請遵守中華民國著作權法之相關規定,切勿任意重製、散佈、改作、轉貼、播送,以免觸法。
摘要(中) 本論文提出一以傳統分佈型K-最佳演算法為基礎的低複雜度K-最佳多輸入輸出解碼器,本解碼器結合了兩種可適性自動調節機制來達到比傳統分佈型K-最佳演算法還低的運算複雜度,分別為適應性連續消除機制與適應性K值選取機制。
適應性連續消除機制的原理為於每一層解碼訊號時計算每個母點的中心點,運用這些中心點的相同性來判斷是否執行連續消除演算法。然而適應性K值選取機制的原理不同於傳統適應性K值選取機制需要估測SNR大小來調整K值大小,所提出之機制僅需使用每一層中最小與次小的PED來決定K值大小,並且提出一套關於K值選取的設計流程,使適應性K值選取機制能更有效率得被使用。
與傳統分佈型K-最佳演算法作比較,所提出之演算法因加入這兩種可適性機制後能在錯誤率不提高為前提下擁有更低的運算複雜度,並且設計適當的電路架構使其能更有效率的降低功率消耗。
最後本論文使用SMIMS VeriEnterprise Xilinx FPGA板驗證其電路功能,並且以TSMC-90nm製程實現所提出之解碼器。該晶片核心面積為0.740 mm x 0.738 mm,當晶片操作於125MHz以及1V的工作電壓下其功率消耗為22mW,並且訊號最大吞吐量可達124Mbps。
摘要(英) The thesis proposed a low complexity K-best MIMO detector based onconventional distributed K-best(DKB).The proposed algorithm combines two self-adjusting mechanisms which are adaptive successive interference cancellation (ADSIC) and adaptive K value chooser (ADK).
The principle of ADSIC is to determine the execution of SIC based on the similarity of center-points. The center-points can be found first by calculating every root’s signal in each layer, then identify the one that has the least partial Euclidian distance (PED). After contrasting the one with each other, make a decision to execute SIC by the statistic of the same cases.
The goal of the other mechanism is that ADK choose an appropriate K value at each layer by non-SNR measurement. The purpose is to put forward a design flow by selecting the appropriate threshold value and estimating the order of noise by the smallest PED and the second smaller PED.
The proposed algorithm has lower computational complexity comparing with conventional DKB due to smaller BER loss; in addition, lower power consumption is achieved by utilizing architecture with gated clock.
In order to verify the function of the algorithm, a chip is implemented using TSMC 90nm Technology and SMIMS VeriEnterprise Xilinx FPGA verification board. The functionality of the chip is validated with core size of 0.740 mm x 0.738 mm, clock frequency of 125MHz, power consumption of 22mW and maximum throughput of 124Mbps.
關鍵字(中) ★ 多輸入輸出系統
★ 適應性連續消除
★ 適應性K值
★ 分佈型K最佳關鍵字(英) ★ adaptive K value
★ adaptive SIC
★ MIMO system
★ distributed K best論文目次 書名頁 i
授權書 ii
中文摘要 iii
英文摘要 iv
誌謝 v
目錄 vi
圖目錄 ix
表目錄 xiii
符號說明 xiv
一、緒論 1
1.1 系統介紹 1
1.1.1 MIMO系統模型 1
1.1.2 空間多工 (Spatial Multiplexing) 2
1.2 研究動機 2
1.3 論文架構 3
二、空間多工解碼演算法 4
2.1 線性解碼 4
2.1.1 強制歸零 (Zero-Forcing) 4
2.1.2 最小均方差估計 (Minimum Mean Square Error,MMSE) 5
2.2 非線性解碼 5
2.2.1 最大相似解碼 (maximum likelihood, ML) 5
2.2.2 次最佳解解碼 (Sub-optimal solution) 6
三、適應性K-最佳演算法 15
3.1 傳統適應性K-最佳演算法 15
3.1.1 演算法介紹 15
3.1.2 傳統適應性K-最佳演算法主要問題 16
3.2 所提出之適應性K-最佳演算法 18
3.2.1 演算法分析 18
3.2.2 適應性SIC判斷機制 21
3.2.3 K值可調機制 22
3.3 複雜度與效能比較分析 32
3.3.1 運算複雜度分析 (加法) 34
3.3.2 運算複雜度分析 (乘法) 35
四、所提出之適應性K-最佳演算法解碼器電路設計 37
4.1 設計課題 37
4.2 硬體架構 38
4.3 摺疊式電路設計 40
4.3.1 第17階 41
4.3.2 偶數階 41
4.3.3 奇數階 43
4.3.4 第1階 45
4.4 NCU 46
4.4.1 適應性K值選取電路設計 48
4.4.2 適應性SIC判斷電路設計 48
4.4.3 次子點列舉電路設計 48
4.4.4 移位乘法器 49
4.5 FCU 53
4.5.1 最佳子點列舉電路設計 (SEenum) 54
4.6 硬體架構模擬分析 55
五、晶片實現 56
5.1 設計流程 56
5.2 定點數分析 56
5.3 FPGA驗證 63
5.4 晶片設計結果 63
5.4.1 模擬結果驗證 64
5.4.2 晶片結論 65
5.5 硬體比較 70
六、結論 72
參考文獻 73
參考文獻 [1] E. Perahia, R. Stacey, Next Generation Wireless LANs: Throughput, Robustness, and Reliability in 802.11n. Cambridge University Press, Sep. 2008.
[2] IEEE.802.11n standard
[3] J.Akhtar and D. Gesbert, “Spatial multiplexing over correlated mimo channels with a closed-form precoder,” IEEE Transactions on Wireless Communications, vol. 4, pp. 2400-2409, 2005.
[4] A. Burg, M. Borgmanr, M. Wenk, C. Studer, and H. Bolcskei, ”Advanced receiver algorithms for mimo wireless communications, “ in IEEE DATE’06, vol. 1, 2006.
[5] M. Shabany and P. Su, K. and Gulak , “A Pipeline Scalable High-throughput Implementation of a Near-ML K-Best Complex Lattice Decoder,” in ISCASP, pp.3173-3176,2008.
[6] H. Kawai, K. Higuchi, N. Maeda, and M. Sawahashi, “Adaptive Control of Surviving Symbol Replica Candidates in QRM-MLD for OFDM MIMO Multiplexing,” IEEE Journal on Selected Areas in Communications, Vol. 24, pp. 1130-1140, 2006
[7] A. S. K. Mondal, S.; Eltawil, “Architecture Optimizations for Low-Power K-best mimo decoders,” IEEE Transactions on Vehicular Technology, Vol. 58, pp. 3145-3153, 2008.
[8] S. Verdu, Multiuser detection, p. 369-409. Cambridge University Press, 1998.
[9] R. Fasthuber, D. Min Li; Novo, P. Raghavan, L. Van Der Perre, and F. Catthoor, "Novel energy-efficient scalable soft-output ssfe mimo detector architectures," in SAMOS ’09. International Symposium on Systems, Architectures, Modeling and Simulation, 2009., pp. 165-171.
[10] P. Shabany, M. and Gulak , “A 0.13um CMOS 655Mb/s 4x4-QAM K-Best MIMO Detector,” in IEEE International Solid-State Circuits Conference – Digest of Technical Paper, 2009. ISSCC 2009., pp.256-257, 2009.
[11] H. L. Lin, R. Chang, and H. L. Chen “A High-Speed SDM-MIMO Decoder Using Efficient Candidate Searching for Wireless Communication,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 55, pp. 289-293, 2008.
[12] C.-H. Liao, T.-P. Wang, and T.-D. Chiueh, “A 74.8 mW Soft-Output Detector IC for 8x8 spatial-multiplexing mimo communications,” IEEE Journal of Solid-State Circuits, vol. 45, pp. 411-421, 2010.
[13] Z. Guo and P. Nilsson, “Algorithm and implementation of the K-best sphere decoding for mimo detection,” IEEE Journal on Selected Areas Communications, vol. 24,pp. 491–503, 2006.
[14] R. Shariat-Yazdi and T. Kwasniewski, “Configurable k-best mimo detector architecture,” in ISCCSP 2008. 3ed International Symposium on Communication , Control and Signal Processing, 2008., pp. 1565–1569, 2008.
[15] M. Wenk, M. Zellweger, A. Burg, N. Felber, and W. Fichtner, “K-best mimo detection VLSI architectures achieving up to 424 Mbps,” in 2006 IEEE International Symposium on Circuits and Systems, pp. 1151-1154, 2006.
[16] A. Burg, M. Borgmann, M. Wenk, M. Zellweger, W. Fichtner, and H. Bolcskei, “VLSI implementation of mimo detection using the sphere decoding algorithm,” IEEE Journal of Solid-State Circuits, vol. 40, pp. 1566–1577, 2005.
指導教授 薛木添(Muh-tian Shiue) 審核日期 2011-7-26 推文 plurk
funp
live
udn
HD
myshare
netvibes
friend
youpush
delicious
baidu
網路書籤 Google bookmarks
del.icio.us
hemidemi
myshare