K/V頻段壓控振盪器暨V頻段三階次諧注入鎖定振盪器之研製

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：127

、訪客IP：3.144.40.216

姓名

連子誼(Tzu-Yi Lian) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

K/V頻段壓控振盪器暨V頻段三階次諧注入鎖定振盪器之研製
(The Implementations on K/V-Band Voltage Controlled Oscillators and V-Band Third Sub-harmonic Injection Locked Oscillator)

相關論文

★ 應用於筆記型電腦數位電視單極天線之研製	★ 應用於數位機上盒與纜線數據機之電纜多媒體傳輸標準多工濾波器
★ 印刷共面波導饋入式多頻帶與超寬頻天線設計	★ 微波存取全球互通頻段前向匯入式功率放大器與高效率Class F類功率放大器暨壓控振盪器電路之研製
★ 應用於矽基功率放大器與混頻器之傳輸線型變壓器研究	★ 應用於V-頻段射頻收發機前端電路之低功耗源極注入式混頻器之研製
★ 應用積體電路上方後製程與整合被動元件於互補式金氧半導體製程之系統封裝研究	★ 應用fT-倍頻電路架構於毫米波壓控振盪器與注入鎖定除頻器之研製
★ 應用傳輸線型變壓器於X/K–Ka/V頻段全積體整合之寬頻互補式金氧半導體功率放大器研製	★ 應用於K / V 頻段低功耗混頻器之研製
★ 應用於K/V頻段之低功耗CMOS低雜訊放大器之研究	★ 應用於5-GHz CMOS射頻前端電路之低電壓自偏壓式混頻器與高線性化功率放大器之研製
★ 應用於 K 頻段射頻接收機之寬頻低功耗 CMOS 低雜訊放大器之研製	★ 應用磁耦合變壓器於K頻段之低功耗互補式金氧半導體壓控振盪器研製
★ 應用於K頻段之單向化全積體整合功率放大器與應用於V頻段之寬頻功率放大器研製	★ 應用於C/X頻段全積體整合之互補式金氧半導體寬頻低功耗降頻器與寬頻功率混頻器之研製

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

本論文包含兩主題，第一部份為壓控振盪器之研製，實現兩個K頻段壓控振盪器及兩個V頻段壓控振盪器。第二部份為注入鎖定式振盪器，實現一個V頻段三階次諧注入鎖定振盪器。以上電路分別使用tsmcTM 0.18 ?m CMOS和90 nm CMOS 及UMCTM 90 nm CMOS製程實現。
第一章介紹研究動機及系統應用，而第二章則介紹兩個K頻段的壓控振盪器架構，使用tsmcTM 0.18 ?m CMOS 製程，第一個電路為閘極至源極回授考畢茲壓控振盪器，此架構設計上為解決傳統考畢茲電路起振不易的問題，設計一轉導提升電路來克服此問題，其中心頻率為21.09 GHz，可調範圍為21.06 到 21.18 GHz，相位雜訊在偏移1 MHz時為 -104.7 dBc/Hz，最大輸出功率為 -9.8 dBm，功率消耗為24.43 mW，計算優化指數為 -177.3 dBc/Hz。第二個電路則延續轉導提升之概念，設計一疊接式轉導提升考畢茲壓控振盪器，其中心頻率為25.0 GHz，可調範圍為24.65 到 25.23 GHz，相位雜訊在偏移1 MHz時為 -97.7 dBc/Hz，最大輸出功率為 -16.17 dBm，功率消耗為9.27 mW，計算優化指數為 -176.3 dBc/Hz。
第三章介紹V頻段壓控振盪器的架構，第一個電路使用UMCTM 90 nm CMOS製程，電路中設計一自我取樣電路，並利用基極效應降低臨界電壓，以達到降低功耗之目標，其中心頻率為 50.7 GHz，可調範圍為50.25 到 51.5 GHz，相位雜訊在偏移10 MHz時為 -123.9 dBc/Hz，最大輸出功率為 -8.34 dBm，功率消耗為25.44 mW，計算優化指數為 -183.9 dBc/Hz。第二個電路使用tsmcTM 90 nm CMOS製程，此電路利用達靈頓對為架構，並使用變壓器回授，使源極端的電壓成為動態，讓電晶體的偏壓可達飽和，其中心頻率為54.23 GHz，可調範圍為53.82 到 55.62 GHz，相位雜訊在偏移10 MHz時為 -113.09 dBc/Hz，最大輸出功率為 -6.14，功率消耗為11.3 mW，計算優化指數為-177.2 dBc/Hz。
第四章介紹V頻段的三階次諧注入鎖定振盪器架構，使用UMCTM 90 nm CMOS製程，此三階次諧注入鎖定振盪器利用兩組回授路徑，其目的為加強三倍頻注入訊號，使三階次諧注入鎖定振盪器能有較寬的鎖頻範圍，量測結果為自振頻率為41.45 GHz，可鎖定範圍為39.32 到 41.91 GHz，功率消耗為19.18 mW，鎖定時相位雜訊在1 MHz時為-114.1 dBc/Hz，最大輸出功率為 -4.17 dBm，優化指標為0.33。
第五章為結論，討論以上晶片優劣處，並設定自己的未來期許和努力方向。

摘要(英)

This thesis studies two subjects. The first one is the design of voltage control oscillator. Two K-band VCOs and two V-band VCOs were designed and implemented. The second one is the design of injection lock oscillator. A V-band third sub-harmonic injection lock oscillator was implemented. Aforementioned circuits were implemented in tsmcTM 0.18 ?m CMOS, 90 nm CMOS and UMCTM 90 nm CMOS technologies.
The thesis is organized as follow, Chapter 1 gives the motivation and induction of system applications. Chapter 2 introduces two K-band VCO topologies which were fabricated in tsmcTM 0.18 ?m CMOS technology. The first circuit is the gate-to-source feedback Coliptts VCO. The proposed gm-boosted technique solves the problem of difficult oscillation of conventional Coliptts VCO. The measured oscillation central frequency is 21.09 GHz with the tunable frequency range from 21.06 to 21.18 GHz. The phase noise is -104.7 dBc/HZ at 1 MHz offset, and the maximum output power is -9.8 dBm. The total power consumption is 24.43 mW. The figure of merit ( FOM ) is -177.3 dBc/Hz. The second circuit continues to improve the gm-boosting ability. The cascode gm-boosted Coliptts VCO is designed. The measured oscillation central frequency is 25.0 GHz with the tunable frequency range from 24.65 to 25.23 GHz. The phase noise is -97.7 dBc/Hz at 1 MHz offset, and the maximum output power is -16.7 dBm. The total power consumption is 9.27 mW. The FOM is -176.3 dBc/Hz.
Chapter 3 presents two V-band VCO topologies. The first circuit was fabricated in UMCTM 90 nm CMOS. This topology provides a self-detected circuit to reduce the threshold voltage. Therefore, this VCO can reduce the power consumption. The measured oscillation central frequency is 50.7 GHz with the tunable frequency range from 50.25 to 51.5 GHz. The phase noise is -123.9 dBc/Hz at 10 MHz offset, and maximum output power is -8.34 dBm. The total power consumption is 25.44 mW. The FOM is -183.9 dBc/Hz. The second circuit was fabricated in tsmcTM 90 nm CMOS. This topology is darlinton pair, and using transformer feedback. Therefore, the source voltage become active. The transistor can work in saturation. The measured oscillation central frequency is 54.23 GHz with tunable frequency range from 53.82 to 55.62 GHz. The phase noise is -113.09 dBc/HZ at 10 MHz offset, and the maximum output power is -6.14 dBm. The total power consumption is 11.3 mW. The FOM is -177.2 dBc/Hz.
Chapter 4 develops a V-band third sub-harmonic injection lock oscillator topology which was fabricated in UMCTM 90 nm CMOS technology. This third sub-harmonic injection lock oscillator used two feedback paths to increase the third-harmonic power. Therefore, it can increase the locking range. The measured free run frequency of oscillator is 41.45 GHz. The locking range is from 39.32 to 41.91 GHz. The power consumption is 19.18mW. The phase noise is -114.1 dBc/Hz at 1 MHz offset which VCO is under injection locked. The maximum output power is -4.17 dBm. The FOM is 0.33.
Finally, the conclusion and future work are given in Chapter 5.

關鍵字(中)

★ 考畢茲
★ 注入鎖定
★ 轉導提升
★ 壓控振盪器

關鍵字(英)

★ voltage control oscillator
★ gm-boosting
★ Colpitts
★ injection lock

論文目次

摘要 i
Abstract iii
誌謝 v
目錄 vi
圖目錄 viii
表目錄 xi
第一章緒論 1
1-1研究動機 1
1-2研究成果 2
1-3章節簡介 2
第二章 K頻段壓控振盪器 3
2-1轉導提升考畢茲壓控振盪器 3
2-1-1簡介 3
2-2閘極至源極回授考畢茲壓控振盪器 5
2-2-1閘極至源極回授考畢茲壓控振盪器設計原理 5
2-2-2量測結果 7
2-2-3比較與討論 11
2-3疊接式轉導提升考畢茲壓控振盪器 12
2-3-1疊接式轉導提升考畢茲壓控振盪器設計原理 12
2-3-2量測結果 15
2-3-3比較與討論 19
第三章 V頻段壓控振盪器 21
3-1自我取樣基極調變壓控振盪器 21
3-1-1簡介 21
3-1-2自我取樣基極調變壓控振盪器設計原理 22
3-1-3量測結果 24
3-1-4比較與討論 28
3-2 變壓器回授達靈頓對壓控振盪器 29
3-2-1簡介 29
3-2-2變壓器回授達靈頓對壓控振盪器設計原理 30
3-2-3量測結果 32
3-2-4比較與討論 36
第四章 V頻段三階次諧注入鎖定振盪器 39
4-1雙回授三階次諧注入鎖定振盪器 39
4-1-1簡介 39
4-1-2雙回授三階次諧注入鎖定振盪器設計原理 40
4.1.3 量測結果 42
4.1.4比較與討論 47
第五章結論 49
5-1 結論 49
5-2 未來期許與研究方向 50
參考文獻 52

參考文獻

[1] D.B. Leeson, "A simple model of feedback oscillator noise spectrum," Proceedings of the IEEE , vol.54, no.2, pp. 329- 330, Feb. 1966
[2] B. Razavi, "A study of phase noise in CMOS oscillators," Solid-State Circuits, IEEE Journal of , vol.31, no.3, pp.331-343, Mar 1996
[3] A. Hajimiri, and T.H. Lee, "A general theory of phase noise in electrical oscillators," Solid-State Circuits, IEEE Journal of , vol.33, no.2, pp.179-194, Feb 1998
[4] A. Hajimiri, and T.H. Lee, "Design issues in CMOS differential LC oscillators," Solid-State Circuits, IEEE Journal of , vol.34, no.5, pp.717-724, May 1999
[5] D. Ham, and A. Hajimiri, "Concepts and methods in optimization of integrated LC VCOs," Solid-State Circuits, IEEE Journal of , vol.36, no.6, pp.896-909, Jun 2001
[6] P. Smulders, "Exploiting the 60 GHz band for local wireless multimedia access: prospects and future directions," Communications Magazine, IEEE , vol.40, no.1, pp.140-147, Jan 2002
[7] S. Levantino, C. Samori, A. Bonfanti, S.L.J. Gierkink, A.L. Lacaita, and V. Boccuzzi, "Frequency dependence on bias current in 5 GHz CMOS VCOs: impact on tuning range and flicker noise upconversion," Solid-State Circuits, IEEE Journal of , vol.37, no.8, pp. 1003- 1011, Aug 2002
[8] R.L. Bunch, and S. Raman, "Large-signal analysis of MOS varactors in CMOS -Gm LC VCOs," Solid-State Circuits, IEEE Journal of , vol.38, no.8, pp. 1325- 1332, Aug. 2003
[9] E. Hegazi, and A.A. Abidi, "Varactor characteristics, oscillator tuning curves, and AM-FM conversion," Solid-State Circuits, IEEE Journal of , vol.38, no.6, pp. 1033- 1039, June 2003
[10] A. Ismail, and A.A. Abidi, "CMOS differential LC oscillator with suppressed up-converted flicker noise," Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International , vol., no., pp. 98- 99 vol.1, 2003
[11] P. Andreani, X. Wang, L. Vandi, and A. Fard, "A study of phase noise in colpitts and LC-tank CMOS oscillators," Solid-State Circuits, IEEE Journal of , vol.40, no.5, pp. 1107- 1118, May 2005
[12] A. Jerng, and C.G. Sodini, "The impact of device type and sizing on phase noise mechanisms," Solid-State Circuits, IEEE Journal of , vol.40, no.2, pp. 360- 369, Feb. 2005
[13] X. Li, S. Shekhar, and D.J. Allstot, "Gm-boosted common-gate LNA and differential colpitts VCO/QVCO in 0.18-μm CMOS," Solid-State Circuits, IEEE Journal of , vol.40, no.12, pp. 2609- 2619, Dec. 2005
[14] J.P. Hong, and S.G. Lee, "Low Phase Noise Gm-Boosted Differential Gate-to-Source Feedback Colpitts CMOS VCO," Solid-State Circuits, IEEE Journal of , vol.44, no.11, pp.3079-3091, Nov. 2009
[15] T. Hossein, F.A. Ali, and N. Abdolreza, "A new low phase noise LC-tank CMOS cascode Cross-coupled oscillator," Electrical Engineering (ICEE), 2010 18th Iranian Conference on , pp.397-402, 11-13 May 2010
[16] S.L. Liu, K.H. Chen, T. Chang, and A. Chin, "A Low-Power K-Band CMOS VCO With Four-Coil Transformer Feedback," Microwave and Wireless Components Letters, IEEE , vol.20, no.8, pp.459-461, Aug. 2010
[17] C.M. Yang, H.L. Kao, Y.C. Chang, M.T. Chen, H.M. Chang, and C.H. Wu, "A low phase noise 20 GHz voltage control oscillator using 0.18-μm CMOS technology," Design and Diagnostics of Electronic Circuits and Systems (DDECS), 2010 IEEE 13th International Symposium on , pp.185-188, 14-16 April 2010
[18] C.C Li, T.P. Wang, C.C. Kuo, M.C. Chuang, and H. Wang, "A 21 GHz Complementary Transformer Coupled CMOS VCO," Microwave and Wireless Components Letters, IEEE , vol.18, no.4, pp.278-280, April 2008
[19] J. Yang, C.Y. Kim, D.W. Kim, and S. Hong; , "Design of a 24-GHz CMOS VCO With an Asymmetric-Width Transformer," Circuits and Systems II: Express Briefs, IEEE Transactions on , vol.57, no.3, pp.173-177, March 2010
[20] C.A. Lin, J.L. Kuo, K.Y. Lin, and H. Wang , "A 24 GHz low power VCO with transformer feedback," Radio Frequency Integrated Circuits Symposium, 2009. RFIC 2009. IEEE , pp.75-78, 7-9 June 2009
[21] D. Ozis, N.M. Neihart, and D.J. Allstot, "Differential VCO and passive frequency doubler in 0.18 ?m CMOS for 24 GHz applications," Radio Frequency Integrated Circuits (RFIC) Symposium, 2006 IEEE , pp.4 pp., 11-13 June 2006
[22] D. Wang, J. Ou, and X. Wang; , "RF Design Challenges at 90nm RFCMOS Technology Under Low Voltage Applications," Solid-State and Integrated Circuit Technology, 2006. ICSICT '06. 8th International Conference on, pp.1522-1525, 23-26 Oct. 2006
[23] S.L. Jang, C.J. Huang, C.W. Hsue, and C.W. Chang, "A 0.3 V Cross-Coupled VCO Using Dynamic Threshold MOSFET," Microwave and Wireless Components Letters, IEEE , vol.20, no.3, pp.166-168, March 2010
[24] P. Dongmin, and S. Cho, "An Adaptive Body-Biased VCO with Voltage-Boosted Switched Tuning in 0.5-V Supply," Solid-State Circuits Conference, 2006. ESSCIRC 2006. Proceedings of the 32nd European, pp.444-447, Sept. 2006
[25] K. Kwok, and H.C. Luong, "Ultra-low-Voltage high-performance CMOS VCOs using transformer feedback," Solid-State Circuits, IEEE Journal of , vol.40, no.3, pp. 652- 660, March 2005
[26] J.R. Long, and M.A. Copeland, "Modeling of monolithic inductors and transformers for silicon RFIC design," Technologies for Wireless Applications Digest, 1995., MTT-S Symposium on , vol., no., pp.129-134, 20-22 Feb 1995
[27] J.R. Long, "Monolithic transformers for silicon RF IC design," Solid-State Circuits, IEEE Journal of , vol.35, no.9, pp.1368-1382, Sep 2000
[28] I. Cendoya, J. de No, B. Sedano, A. Garcia-Alonso, D. Valderas, and I. Gutierrez, "A New Methodology for the On-Wafer Characterization of RF Integrated Transformers," Microwave Theory and Techniques, IEEE Transactions on , vol.55, no.5, pp.1046-1053, May 2007
[29] M. Kraemer, D. Dragomirescu, and R. Plana, "A High Efficiency Differential 60 GHz VCO in a 65 nm CMOS Technology for WSN Applications," Microwave and Wireless Components Letters, IEEE , vol.21, no.6, pp.314-316, June 2011
[30] L. Li, P. Reynaert, and M.S.J. Steyaert, "A 60-GHz CMOS VCO Using Capacitance-Splitting and Gate–Drain Impedance-Balancing Techniques," Microwave Theory and Techniques, IEEE Transactions on , vol.59, no.2, pp.406-413, Feb. 2011
[31] S.W. Chai, J. Yang, B.H. Ku, and S. Hong, "Millimeter wave CMOS VCO with a high impedance LC tank," Radio Frequency Integrated Circuits Symposium (RFIC), 2010 IEEE , pp.545-548, 23-25 May 2010
[32] P.L. You, K.L. Huang, and T.H. Huang, "56 GHz CMOS VCO integrated with a switchable non-uniform differential transmission-line inductor," Microwave Conference, 2009. EuMC 2009. European , pp.397-400, Sept. 29 2009-Oct. 1 2009
[33] S. Bozzola, D. Guermandi, A. Mazzanti, and F. Svelto, "An 11.5% frequency tuning, −184 dBc/Hz noise FOM 54 GHz VCO," Radio Frequency Integrated Circuits Symposium, 2008. RFIC 2008. IEEE , pp.657-660, June 17 2008-April 17 2008
[34] B. Razavi, "A study of injection locking and pulling in oscillators," Solid-State Circuits, IEE Journal of , vol.39, no.9, pp. 1415- 1424, Sept. 2004
[35] C.N. Kuo, and T.C. Yan, "A 60 GHz Injection-Locked Frequency Tripler With Spur Suppression," Microwave and Wireless Components Letters, IEEE , vol.20, no.10, pp.560-562, Oct. 2010
[36] M.C. Chen, and C.Y. Wu, "Design and Analysis of CMOS Subharmonic Injection-Locked Frequency Triplers," Microwave Theory and Techniques, IEEE Transactions on , vol.56, no.8, pp.1869-1878, Aug. 2008
[37] W.L Chan, J.R. Long, and J.J. Pekarik, "A 56-to-65GHz Injection-Locked Frequency Tripler with Quadrature Outputs in 90nm CMOS," Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International , pp.480-629, 3-7 Feb. 2008
[38] 陳瑋強,"Ku/K 頻段壓控振盪器及注入鎖定除頻器暨毫米波f T-倍頻電路壓控振盪器與寬頻混頻器之研製," 碩士論文, 國立中央大學, 2009
[39] 簡偉仁,"應用於K頻段之低功耗低相位雜訊壓控振盪器暨Ku頻段雙模注入式除頻器之研製," 碩士論文, 國立中央大學, 2009
[40] 李俊家,"Ku/K頻段壓控振盪器與Ku頻段注入鎖定式除頻器之研製," 碩士論文, 國立中央大學, 2010

指導教授

邱煥凱(Hwann-Kaeo Chiou)

審核日期

2011-8-10

推文