![]() |
|
以作者查詢圖書館館藏 、以作者查詢臺灣博碩士 、以作者查詢全國書目 、勘誤回報 、線上人數:59 、訪客IP:3.145.201.130
姓名 李思彥(Sz-Yan Li) 查詢紙本館藏 畢業系所 電機工程學系 論文名稱 分析空間平滑性和時間連續性於SoC監視系統中前景偵測之加速
(Exploring Analysis of Spatial Smooth and Temporal Continuity for Foreground Detection Accelerating on Surveillance SoC System)相關論文 檔案 [Endnote RIS 格式]
[Bibtex 格式]
[相關文章]
[文章引用]
[完整記錄]
[館藏目錄]
[檢視]
[下載]
- 本電子論文使用權限為同意立即開放。
- 已達開放權限電子全文僅授權使用者為學術研究之目的,進行個人非營利性質之檢索、閱讀、列印。
- 請遵守中華民國著作權法之相關規定,切勿任意重製、散佈、改作、轉貼、播送,以免觸法。
摘要(中) 當今,智慧型監視系統嘗試著增加高解析度攝影機的數量,並且達到及時運算的能力。但為了達到這些能力,中央伺服器將會大幅度的增加運算負擔。為了減少伺服器的運算負擔,我們提出了一個想法,讓攝影機本身就擁有相當程度的運算處理能力,而為了能讓整體成本下降,我們必須開發一個低成本的智慧型處理核心,本篇文章提出了一個低成本,並且以OR1200處理核心為基礎的系統晶片設計。我們提出的系統晶片包含了三個專用的硬體加速模組和一顆開放源碼的中央處理核心,其中三個硬體加速模組為前景擷取、消除雜訊和物件標記追蹤的硬體模組,其還可利用中央處理核心去使用硬體加速模組處理後的資訊,來做軟體上的功能開發。並且,在此篇論文裡,我們提出了簡化前景擷取的演算法。我們利用影像擁有的空間平滑性和時間連續性的特性,來加速前景擷取和記憶體頻寬的下降,而跟之前開發的前景擷取演算法做比較,我們提出的演算法在模擬時間上在室內監控環境下,下降了61.99% ,而在室外監控環境下,下降了56.99%。
在此篇論文裡,我們使用了pipelining和平行處理的技術,來加速我們的SoC設計,提高處理能力。最後,我們提出的SoC晶片可達到HD720p的即時處理能力,而其邏輯閘的數目為12萬8746。整體的晶片面積為653232毫米平方。工作頻率,硬體模組為31.7MHz,中央處理器為300MHz
摘要(英) At present, intelligent surveillance systems attempt to raise amount of high resolution cameras, for achieving on real-time process. Those systems stupendously increase the computational load on central server. For reducing the burden of sever, we propose that let the camera is capable of analyzing information. For total coast reducing, we need to develop a low coast system. This paper proposes a low cost OR1200-based SoC design. The proposed architecture consists of foreground detection accelerator, noise reduction accelerator, object level tracking accelerator and a programmable processor for software development.
In this paper, we propose a method to simplify foreground detection. We utilize the characteristic of video, there are spatial smooth and temporal continuity, to accelerate the foreground detection and reduce memory bandwidth. Compare the computational time of previous work, the experimental result of simulation shows the computational time reduces 61.99% and 56.99% on indoor and outdoor scene separately.
In SoC design, pipelining and parallelizing techniques are largely used to increase the throughput. The total gate count is 128.746K, the total cell area is 653232 mm2 and the operation frequency for real-time HD720p sized sequence processing is 31.7 MHz and 300MHz for accelerators and OR1200 RISC processor respectively.
關鍵字(中) ★ 物件標記追蹤
★ 前景擷取
★ 消除雜訊
★ 智慧型監視系統關鍵字(英) ★ intelligent surveillance systems
★ OR1200-based SoC論文目次 摘要 I
Abstract II
致謝 IV
Content V
List of Figures VII
List of Tables IX
Chapter 1 Introduction 1
1.1 Surveillance System 1
1.2 Foreground Segmentation Overview 4
1.2.1 Algorithm of Foreground Segmentation 4
1.2.2 Dedicated Hardware of Foreground Segmentation 6
1.3 Thesis Organization 7
Chapter 2 Algorithm of Intelligent Surveillance System 8
2.1 Foreground Segmentation 12
2.1.1 Scenes modeling 13
2.1.2 Gaussian probability density function 15
2.1.3 Algorithm of Multi Background Maintain (MBM) 18
2.2 Modify MBM by spatiotemporal property 23
2.2.1 Apply temporal continuity on MBM simplification 24
2.2.2 Apply spatial smooth on MBM simplification 31
2.2.3 Apply spatiotemporal property on MBM simplification 40
2.3 Noise Reduction 43
2.4 Objects Labeling 45
Chapter 3 SoC Design of Intelligent Surveillance System 49
3.1 Architecture of proposed SoC design 50
3.2 MBM accelerator 56
3.2.1 Scheduling of modified MBM 59
3.3 Objects labeling accelerator 61
3.3.1 Labeling pass-1 : labels assignment 61
3.3.2 Labeling pass-2 : labels fusion 62
3.3.3 Run-length encoding for labels recording 65
3.4 Experimental results 66
Conclusions 70
Reference 72
參考文獻 [1] T. Yokoyama, T. Iwasaki, and T. Watanabe, “Motion Vector Based Moving Object Detection and Tracking in the MPEG Compressed Domain,” in Pro. of IEEE Seventh International Workshop on Content-Based Multimedia Indexing, pp.201-206, Jun. 2009.
[2] C. Stauffer and W. Grimson, “Adaptive background mixture models for real-time tracking,” in Proc. IEEE Conf. Compu. Vis. Pattern Recognit.,1999, pp. 246–252.
[3] V. Reddy, C. Sanderson, B.C. Lovell, “Robust Foreground Object Segmentation via Adaptive Region-Based Background Modelling,” in Proc. IEEE Conf. ICPR , Aug. 2010, pp. 3939 - 3942.
[4] A. Elgammal, D. Harwood, and L. Davis, “Non-parametric model for background subtraction,” in Proc. Eur. Conf. Comp. Vis. (ECCV),Dublin, Ireland, pp. 751–767.
[5] Q. Yan, Y. Xu, X. Yang,T. L, “Real-time foreground detection based on tempo-spatial consistency validation and Gaussian Mixture Model,” in Proc. IEEE Conf. ISBMSB, March, 2010, pp. 1-4
[6] H. Li, A. Achim, D.-R. Bull, “GMM-based efficient foreground detection with adaptive region update,” in Proc. IEEE Conf. ICIP March, 2009, pp. 3181 - 3184
[7] C.-H. Chiu, P.-C. Hung, H.-L. Huang, J.-H. Chuang, “Object tracking under sensing lighting equipments,” in Proc. IEEE Conf. ICIEA June , 2010, pp. 2296 - 2299
[8] T.-H. Tsai, W.-T. Sheu, and C.-Y. Lin, “Foreground object detection based on multi-model background maintenance,” IEEE Int. Symposium on Multimedia, 2007.
[9] J. Kim, T. Chen, “A VLSI architecture for image sequence segmentation using edge fusion,” IEEE Int. Workshop on Computer Architectures for Machine Perception, 11-13, pp.:57-66, Sept. 2000.
[10] J. Kim and T. Chen, “A VLSI architecture for video-object segmentation,” IEEE Trans. Circuit Syst. Video Technol., vol. 13, pp. 83 – 96, Jan. 2003.
[11] S.P. Ierodiaconou, N. Dahnoun, L.Q. Xu, “Implementation and Optimisation of a Video Object Segmentation Algorithm on an Embedded DSP Platform,” The Institution of Engineering and Technology Conference on Crime and Security, 13-14, pp. 432-437, June 2006.
[12] W.-K. Chan et al., “Efficient Content Analysis Engine for Visual Surveillance Network,” IEEE Trans. Circuit Syst. Video Technol., vol. 19, pp. 693 – 703, May. 2009.
[13] D.-Z. Peng et al., “Architecture Design For A Low-Cost and Low-Complexity Foreground Object Segmentation with Multi-model Background Maintenance Algorithm,” in Proc. of IEEE Int. Conf. Image Process., Cairo, Egypt, Nov. 2009.
[14] Hongtu. Jiang, Ardo. H, Owall. V, “A Hardware Architecture for Real-Time Video Segmentation Utilizing Memory Reduction Techniques,” IEEE Trans. Circuit Syst. Video Technol., Cairo, Egypt, vol. 19, pp. 226 – 236, Feb. 2009.
[15] Qing Yan, Yi Xu, Xiaokang Yang, Traversoni, L., “Real-time foreground detection based on tempo-spatial consistency validation and Gaussian Mixture Model,” IEEE ISBMSB Conf., 2010.
[16] Hao Li, A. Achim, D.R. Bull, “GMM-based efficient foreground detection with adaptive region update,” IEEE ICIP Conf., 2009
[17] Shyue-Wen Yang, Ming-Hwa Sheu, Jun-Jie Lin, Chuang-Chun Hu, Tzu-Hsiung Chen and Shau-Yin Tseng, “Parallel 3-Pixel Labeling Method and its Hardware Architecture Design,” IEEE IAS., vol. 1, pp. 185-188,. 2009.
[18] Holger Flatt, Steffen Blume, Sebastian Hesselbarth, Torsten Sch¨unemann, and Peter Pirsch, “A Parallel Hardware Architecture for Connected Component Labeling Based on Fast Label Merging,” IEEE ASAP., pp. 144 – 149, May. 2008.
[19] C.-Y. Lin, S.-Y. Li and T.-H. Tsai, “A scalable parallel hardware architecture for connected component labeling,” IEEE ICIP., Sept. 2010.
[20] D. A. Migliore, M. Matteucci, and M. Naccari, “View-based detection and analysis of periodic motion,” in Proc. 4th ACMInt.Workshop VideoSurveill. Sensor Netw., Oct. 2006, pp. 215–218.
指導教授 蔡宗漢(Tsung-Han Tsai) 審核日期 2011-8-29 推文 plurk
funp
live
udn
HD
myshare
netvibes
friend
youpush
delicious
baidu
網路書籤 Google bookmarks
del.icio.us
hemidemi
myshare