參考文獻 |
[1] Bong Hwa Jeong, Jongwon Lee, Yin Jae Lee, Tae Jin Kang, Joo Hyeon Lee, Duck Hwa Hong, Jae Hoon Kim, Eun Ryeong Lee, Min Chang Kim, Kyung Ha Lee, Sang Il Park, Jong Ho Son, Sang Kwon Lee, Seong Nyuh Yoo, Sung Mook Kim, Tae Woo Kwon, Jin Hong Ahn, and Yong Tak Kim, “A 1.35V 4.3GB/s 1Gb LPDDR2 DRAM with controllable repeater and on-the-fly power-cut scheme for low-power and high-speed mobile application,” in Proc. IEEE Int. Solid-State Circuits Conf. Dig, Tech. Papers, 2009, pp. 132-133.
[2] Min Gyu Kim, Gil-Cho Ahn, Pavan Kumar Hanumolu, Sang-Hyeon Lee, Sang-Ho Kim, Seung-Bin You, Jae-Whui Kim, Gabor C. Temes, and Un-Ku Moon, “A 0.9 V 92 dB Double-Sampled Switched-RC Delta-Sigma Audio ADC,” IEEE J. Solid-State Circuits, vol. 43, no. 5, pp. 1195-1206, May 2008.
[3] Hongseok Yoo, Moonjoo Shim, and Dongkyun Kim, “Dynamic Duty-Cycle Scheduling Schemes for Energy-Harvesting Wireless Sensor Networks,” IEEE Commun. Lett., vol. 16, no. 2, pp. 202-204, Feb. 2012.
[4] Fenghao Mu and Svensson, C., “Pulsewidth control loop in high-speed CMOS clock buffers,” IEEE J. Solid-State Circuits, vol. 35, no. 2, pp. 134-141, Feb. 2000.
[5] Po-Hui Yang and Jinn-Shyan Wang, “Low-Voltage Pulsewidth Control Loops for SOC Applications,” IEEE J. Solid-State Circuits, vol. 37, no. 10, pp. 1348-1351, Oct. 2002.
[6] Sung-Rung Han and Shen-Iuan Liu, “A 500-MHz–1.25-GHz Fast-Locking Pulsewidth Control Loop With Presettable Duty Cycle,” IEEE J. Solid-State Circuits, vol. 39, no. 3, pp. 463-468, Mar. 2004.
[7] Wei-Ming Lin and Hong-Yi Huang, “A Low-Jitter Mutual-Correlated Pulsewidth Control Loop Circuit,” IEEE J. Solid-State Circuits, vol. 39, no. 8, pp. 1366-1369, Aug. 2004.
[8] Sung-Rung Han and Shen-Iuan Liu, “A Single-Path Pulsewidth Control Loop With a Built-In Delay-Locked Loop,” IEEE J. Solid-State Circuits, vol. 40, no. 5, pp. 1130-1135, May 2005.
[9] Kuo-Hsing Chen, Chia-Wei Su, and Kai-Fei Chang, “A High Linearity, Fast-Locking Pulsewidth Control Loop With Digitally Programmable Duty Cycle Correction for Wide Range Operation,” IEEE J. Solid-State Circuits, vol. 43, no. 2, pp. 399-413, Feb. 2008.
[10] You-Jen Wang, Shao-Ku Kao, and Shen-Iuan Liu, “All-Digital Delay-Locked LoopPulsewidth-Control Loop With Adjustable Duty Cycles,” IEEE J. Solid-State Circuits, vol. 41, no. 6, pp. 1262-1274, Jun. 2006.
[11] Belal M. Helal, Matthew Z.Straayer, Gu-Yeon Wei, and Michael H. Perrott, “A Highly Digital MDLL-Based Clock Multiplier That Leverages a Self-Scrambling Time-to-Digital Converter to Achieve Subpicosecond Jitter Performance,” IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 855-863, Apr. 2008.
[12] Kuo-Hsing Cheng, Kai-Wei Hong, Chi-Hsiang Chen, and Jen-Chieh Liu, “A High Precision Fast Locking Arbitrary Duty Cycle Clock Synchronization Circuit,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 19, no. 7, pp. 1218-1228, Jul. 2011.
[13] Rong-Jyi Yang and Shen-Iuan Liu, “A 40-550 MHz Harmonic-Free All-Digital Delay-Locked Loop Using a Variable SAR Algorithm,” IEEE J. Solid-State Circuits, vol. 42, no. 2, pp. 361-373, Feb. 2007.
[14] Dongsuk Shin, Chulwoo Kim, Janghoon Song, and Hyunsoo Chae, “A 7 ps Jitter 0.053 mm2 Fast Lock All-Digital DLL With Wide Range and High Resolution DCC,” IEEE J. Solid-State Circuits, vol. 44, no. 9, pp. 2437-2451, Sep. 2009.
[15] M. M. Navidi and A. Abrishamifar, “A Fast Lock Time Pulsewidth Control Loop using second order passive loop filters,” in Proc. 2011 19th Iranian Conf. Electrical Engineering, pp. 1-5.
[16] Young-Jae Min, Chan-Hui Jeong, Kyu-Young Kim, Won Ho Choi, Jong-Pil Son, Chulwoo Kim, and Soo-Won Kim, “A 0.31-1 GHz Fast-Corrected Duty-Cycle Corrector With Successive Approximation Register for DDR DRAM Applications,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 20, no. 8, pp. 1524-1528, Aug. 2012.
[17] Steve Hung-Lung Tu, “A Differential Pulsewidth Control Loop for High-Speed VLSI System,” IEEE Trans. on Circuits Sys. II, Exp. Briefs, vol. 53, no. 5, pp. 417-421, May 2006.
[18] Young-Chan Jang, Jun-Hyun Bae, and Hong-June Park, “A Digital CMOS PWCL With Fixed-Delay Rising Edge and Digital Stability Control,” IEEE Trans. on Circuits Sys. II, Exp. Briefs, vol. 53, no. 10, pp. 1063-1067, Oct. 2006.
[19] Kuo-Hsing Cheng, Chia-Wei Su, Chen-Lung Wu, and Yu-Lung Lo, “A Phase-Locked PulseWidth Control Loop with Programmable Duty Cycle,” in Proc. 2004 IEEE Asia-Pacific Conf. Advanced System Integrated Circuits, pp. 84-87.
[20] Dongsuk Shin, Janghoon Song, Hyunsoo Chae, Kwan-Weon Kim,Young Jung Choi, and Chulwoo Kim, “A 7ps-Jitter 0.053mm2 Fast-Lock ADDLL with Wide-Range and High-Resolution All-Digital DCC,” in Proc. IEEE Int. Solid-State Circuits Conf. Dig, Tech. Papers, 2007, pp. 184-595.
[21] Young-Jae Min, Chan-Hui Jeong, Kyu-Young Kim, Won Ho Choi, Jong-Pil Son, Chulwoo Kim, and Soo-Won Kim, “A 0.31-1 GHz Fast-Corrected Duty-Cycle Corrector With Successive Approximation Register for DDR DRAM Applications,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 20, no. 8,pp. 1524-1528, Aug. 2012.
[22] Rong-Jyi Yang and Shen-Iuan Liu, “A 2.5 GHz All-Digital Delay-Locked Loop in 0.13 um CMOS Technology,” IEEE J. Solid-State Circuits, vol. 42, no. 11, pp. 2338-2347, Nov. 2007.
|