雙閘極P通道無接面場效電晶體之模擬與分析

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：30

、訪客IP：3.135.202.38

姓名

辛信億(Hsin-Yi Hsin) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

雙閘極P通道無接面場效電晶體之模擬與分析
(Analysis and Simulation of Double-Gate P-Channel Junctionless MOSFET)

相關論文

★ 表面電漿共振效應於光奈米元件之數值研究	★ 金氧半電容元件的暫態模擬之數值量測
★ 雙載子電晶體在一維和二維空間上模擬的比較	★ 改善後的階層化不完全LU法及其在二維半導體元件模擬上的應用
★ 一維雙載子接面電晶體數值模擬之驗證及其在元件與電路混階模擬之應用	★ 階層化不完全LU法及其在準靜態金氧半場效電晶體電容模擬上的應用
★ 探討分離式簡化電路模型在半導體元件模擬上的效益	★ 撞擊游離的等效電路模型與其在半導體元件模擬上之應用
★ 二維半導體元件模擬的電流和電場分析	★ 三維半導體元件模擬器之開發及SOI MOSFET特性分析
★ 元件分割法及其在二維互補式金氧半導體元件之模擬	★ 含改良型L-ILU解法器及PDM電路表述之二維及三維元件數值模擬器之開發
★ 含費米積分之高效率載子解析模型及其在元件模擬上的應用	★ 量子力學等效電路模型之建立及其對元件模擬之探討
★ 適用於二維及三維半導體元件模擬的可調變式元件切割法	★ 整合式的混階模擬器之開發及其在振盪電路上的應用

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

在本篇論文中，首先介紹無接面電晶體的基本操作原理與優點，我們利用二維元件模擬來模擬無接面電晶體元件內部的電位分佈，並且可由電位分佈看出空乏區從未導通到聚積的變化，我們同時利用Poisson’s equation推導出臨限電壓公式與空乏層大小，再利用空乏層大小推導出電流公式，並且將此推導結果與我們利用二維元件模擬器得到的模擬結果做比較，以及我們改變各項參數來觀察對臨限電壓與汲極電流的影響，最後我們在模擬CMOS無接面電晶體在短通道下的開關特性，並且討論無接面電晶體在次臨限區域時，其次臨限擺幅與傳統場效電晶體的比較。

摘要(英)

In the thesis, at first we introduce the basic operating principles and advantages of the junctionless transistor. We use the two-dimensional device simulation to simulate the potential distribution of the junctionless transistor and then we get the variation of depletion region from turn-off to accumulation. We try to derive the threshold voltage and depletion layer thickness equation from Poisson’s equation, and furthermore figure out the drain current equation. We compare the equations with the result obtained by 2D numerical device simulation, and we change the parameters to observe effects of threshold voltage and drain current. At last, we simulate the switching characteristics of the short channel CMOS junctionless transistor. We compare the subthreshold swing of the junctionless transistor with a normal transistor in subthreshold region.

關鍵字(中)

★ 無接面
★ 無接面場效電晶體
★ 雙閘極P通道無接面場效電晶體

關鍵字(英)

★ Junctionless
★ Junctionless MOSFET
★ Double-Gate P-Channel Junctionless MOSFET

論文目次

摘要 .....................................................I Abstract ................................................II目錄 ....................................................III
圖目錄 ...................................................IV
表目錄 ...................................................VI
第一章簡介.................................................1
第二章雙閘極P通道無接面MOSFET之基本特性介紹.....................3
2-1二維等效模擬電路 .........................................3
2-2元件結構 ................................................3
2-3操作原理 ................................................4
2-4研究動機 ................................................8
第三章雙閘極P通道無接面MOSFET公式推導與模擬....................11
3-1元件設計參考架構圖 .......................................11
3-2臨限電壓推導 ............................................11
3-3空乏層大小推導 ..........................................14
3-4模擬驗證臨限電壓 ........................................15
3-5臨限電壓之調變 ..........................................16
3-6電位分佈圖. ............................................20
3-7 I-V特性模擬 ...........................................23
3-8 I-V特性推導與驗證 ......................................26
第四章 CMOS無接面電晶體特性模擬. .............................31
4-1 CMOS無接面電晶體元件結構.................................31
4-2 基本特性模擬. ..........................................32
4-3 次臨界特性. ...........................................34
4-4 CMOS無接面電晶體輸出入轉換特性............................36
第五章結論................................................39
參考文獻...................................................41

參考文獻

[1] J.T. Park, J.P. Colinge, and C. H. Diaz,“Pi‐Gate SOI MOSFET,＂IEEE Electron Devices Letters, VOL. 22, no. 8, August 2001
[2] J.P.Colinge, M. H. Gao, A. Romano, H. Me and C. Claeys, “Silicon‐on‐Insulator Gate‐All‐Around MOS Device,＂IEEE Transaction on Electron Devices, 1990, PP.137‐138.
[3] J.-P. Colinge, C.-W. Lee, A. Afzalian, N. Dehdashti Akhavan, R. Yan, I. Ferain, P. Razavi, B. O’Neill, A. Blake, M. White, A.-M. Kelleher, B. McCarthy, and R. Murphy, “Nanowire transistors without junctions,” Nature Nanotechnology, vol. 5, no. 3, pp.225-229, 2010.
[4] D. A. Neamen, “ Semiconductor physics and devices, ”3rd ed, McGraw-Hill
Companies Inc., p485~p487, 2005.
[5] Yuan Taur, H.-P. Chen, Wei Wang, Shih-Hsien Lo, and C. Wann, “On–Off Charge–Voltage Characteristics and Dopant Number Fluctuation Effects in Junctionless Double-Gate MOSFETs,” IEEE Transaction on Electron Devices, vol. 59, no. 3, pp.863-866, 2012.
[6] S. M. Sze, “Semiconductor Device：Physics and Technology” Edition, Chapter 6, Wiley & Sons Inc, 2002.
[7] G. Baccarani et al, “A Compact Double-Gate MOSFET Model Comprising Quantum-Mechanical and Nonstatic Effects,” IEEE Transaction on Electron Devices, vol. 46, no. 8, pp.1656-1666, 1999.
[8] Zhuojun Chen, Yongguang Xiao, Minghua Tang, Ying Xiong, Jianqiang Huang, Jiancheng Li, Xiaochen Gu, and Yichun Zhou, “Surface-Potential- Based Drain Current Model for Long-Channel Junctionless Double-Gate MOSFETs,” IEEE Transaction on Electron Devices, vol. 59, no. 12,
42
pp.3292-3298, 2012.
[9] J.P. Duarte, Sung-Jin Choi, Dong-Il Moon, and Yang-Kyu Choi, “Simple Analytical Bulk Current Model for Long-Channel Double-Gate Junctionless Transistors,” IEEE Electron Device Letters, vol. 32, no. 6, pp.704-706, 2011.
[10] C.‐W. Lee, A. N. Nazarov, I. Ferain, N. Dehdashti Akhavan, R. Yan,P. Razavi, R.Yu, R. T. Doria, and J.‐P. Colinge, “Low subthreshold slopein junctionless Multigate transistors,” Appl. Phys. Lett., vol. 96, no. 10,p. 102 106, Feb. 2010.
[11] E.R.Hsieh and SteveS.Chung, “A New Type of Inverter with Junctionless (J-Less) Transistors,” Silicon Nanoelectronics Workshop (SNW) , pp.1-2, 2010

指導教授

蔡曜聰(Yao-Tsung Tsai)

審核日期

2013-7-2

推文