| dc.description.abstract | Synthetic Aperture Radar imaging can actively perform imaging without being affected by weather, and real-time imaging can greatly increase its application value and reduce the transmission volume of raw echo signals. However, real-time processing with large image sizes needs an efficient architecture for high-speed operations. In this thesis, range Doppler algorithm is implemented to complete the entire imaging operation. For range Doppler algorithm, the two-dimensional fast Fourier transform consumes more than 80% computation time. In order to meet the requirements of real-time imaging, it is important to arrange the data flow of the remaining modules to match with the data flow of the two-dimensional fast Fourier transform. In addition, the entire range Doppler algorithm includes four steps: range compression, secondary range compression, range cell migration correction and azimuth compression. This research focuses on the data transfer and processing among these steps, reducing hardware resources by scheduling as well as hardware sharing, and improving the operating frequency by using pipelines. With well-scheduled parameter calculation, the streaming input and output of SAR signals can be satisfied. This hardware supports three range FFT sizes, including 8192, 16384, and 32768, and the azimuth FFT size is fixed at 8192. The operation frequency is 100MHz. The datapaths contain three different precisions, double precision, customized floating-point and fixed-point representation to tradeoff performance and complexity. The Xilinx Evaluation board Virtex UltraScale+ HBM VCU128 FPGA is used. Multiple AXI ports are connected to offer the data transfer rate of about 50Gbps. Finally, the processing time of a 8K×32K image is 1.36s, and the echo signal acquiring time is 1.6s. The goal of real-time processing is achieved. | en_US |