| DC 欄位 |
值 |
語言 |
| DC.contributor | 電機工程學系 | zh_TW |
| DC.creator | 何宜真 | zh_TW |
| DC.creator | Yi-Chen Ho | en_US |
| dc.date.accessioned | 2024-7-16T07:39:07Z | |
| dc.date.available | 2024-7-16T07:39:07Z | |
| dc.date.issued | 2024 | |
| dc.identifier.uri | http://ir.lib.ncu.edu.tw:444/thesis/view_etd.asp?URN=110521009 | |
| dc.contributor.department | 電機工程學系 | zh_TW |
| DC.description | 國立中央大學 | zh_TW |
| DC.description | National Central University | en_US |
| dc.description.abstract | 基於脈動陣列的加速器被認為是用於深度神經網絡（DNN）加速數據密集型神經網絡計算的最有前途的架構之一，然而脈動陣列的固定大小可能導致顯著的工作負載不平衡，處理單元（PEs）的利用率可能會有很大的差異，在脈動陣列中的PEs最大和最小使用率之間的差異可能高達14倍。此外老化效應，例如熱載流子注入（HCI）和偏壓溫度不穩定性（BTI），可能會隨著時間的推移引入時序錯誤或功能故障，特別是在高使用率的PEs中，最終由於高負載PEs上的老化效應，整個脈動陣列的壽命可能會縮短。針對這些挑戰，本文介紹了一種創新的老化感知脈動陣列設計框架，該框架包括兩個關鍵步驟——平衡負載的脈動陣列數據路徑設計和老化感知的數據映射策略——緩解因老化引起精度下降的方針。實驗表明，在經歷十年的老化後，我們的系統在預測精度上比傳統的基於脈動陣列的AI加速器提高了60.7%，同時我們的方法可以將脈動陣列的利用率提高至2.4倍。 | zh_TW |
| dc.description.abstract | The systolic-array-based accelerator stands out as one of the most promising architectures for deep neural network (DNN) acceleration in data-intensive neural network computation. Nevertheless, the fixed size of the systolic array can result in significant workload imbalances, leading to considerable variations in the utilization rates of processing elements (PEs). This discrepancy can reach up to a x14 difference between the maximum and minimum usage. Furthermore, aging effects, such as Hot Carriers Injection (HCI) and Bias Temperature Instability (BTI), can introduce timing errors or functional failures over time, particularly in PEs with high usage. Consequently, the lifespan of the entire systolic array can be shortened due to aging effects on heavily utilized PEs. In response to these challenges, this paper introduces an innovative aging-aware systolic array design framework. Comprising two key components - a balance-loaded systolic array datapath design and an aging-aware data mapping policy - this framework aims to alleviate the aging-induced accuracy degradation. Experiments show that, after ten years of aging, our system can achieve a prediction accuracy improvement of 60.7% over a traditional systolic-array-based AI accelerator. Our approach can increase utilization up to 2.4 times in the meantime. | en_US |
| DC.subject | 脈動陣列 | zh_TW |
| DC.subject | 老化效應 | zh_TW |
| DC.subject | 人工智慧加速器 | zh_TW |
| DC.subject | Systolic array | en_US |
| DC.subject | Aging effect | en_US |
| DC.subject | AI accelerator | en_US |
| DC.title | 基於負載均衡的脈動陣列老化效應緩解達到可靠性提升設計 | zh_TW |
| dc.language.iso | zh-TW | zh-TW |
| DC.title | Mitigating Aging Effects in Systolic Arrays: A Load Balancing Approach for Reliability Improvement | en_US |
| DC.type | 博碩士論文 | zh_TW |
| DC.type | thesis | en_US |
| DC.publisher | National Central University | en_US |