DC 欄位 |
值 |
語言 |
DC.contributor | 電機工程學系 | zh_TW |
DC.creator | 蘇姿羽 | zh_TW |
DC.creator | Tzu-Yu Su | en_US |
dc.date.accessioned | 2024-10-22T07:39:07Z | |
dc.date.available | 2024-10-22T07:39:07Z | |
dc.date.issued | 2024 | |
dc.identifier.uri | http://ir.lib.ncu.edu.tw:444/thesis/view_etd.asp?URN=110521012 | |
dc.contributor.department | 電機工程學系 | zh_TW |
DC.description | 國立中央大學 | zh_TW |
DC.description | National Central University | en_US |
dc.description.abstract | 近年隨著先進製程的演進以及產品應用上的需求,資料在傳輸速率方面也跟著大幅提升,現今傳輸介面上,已由高速串列傳輸主導,例如:PCI Express、Ethernet、USB及HDMI等。然而當資料速率不斷提升,即位元週期不斷縮小下,抖動對於資料的佔比將更加嚴重,並且電路的時間餘裕也將越來越限縮,導致抖動容忍度惡化以及誤碼率提升,因此如何降低追鎖抖動以及改善抖動容忍度在電路設計上至關重要。
本論文遵循USB 3.2 Gen1的通訊規範,實現一個具自適應且多階資料獨立相位追蹤補償技術之5 Gbps半速率時脈與資料回復電路。 | zh_TW |
dc.description.abstract | In recent years, with the advanced process technology and the increasing demand for product applications, data transmission rates have significantly increase. Nowadays, high-speed serial link has become dominant in transmission interfaces, such as PCI Express, Ethernet, USB, and HDMI. However, as data rates continue to increase and unit interval continue to shrink, jitter becomes the significant issue, and the timing margin in circuits become increasingly constrained, leading to worse jitter tolerance and higher bit error rate. Therefore, reducing hunting jitter and improving jitter tolerance are crucial in circuit design.
This thesis adheres to the USB 3.2 Gen1 communication specification and implements a 5 Gbps half-rate clock and data recovery circuit with adaptive and multi-level data independent phase tracking compensation technology. | en_US |
DC.subject | 時脈與資料回復電路 | zh_TW |
DC.subject | CDR | en_US |
DC.title | 具自適應且多階資料獨立相位追蹤補償技術之 5 Gbps 半速率時脈與資料回復電路 | zh_TW |
dc.language.iso | zh-TW | zh-TW |
DC.title | A 5 Gbps Half-Rate Clock and Data Recovery with Adaptive Multi-level Data Independent Phase Tracking Compensation Technique | en_US |
DC.type | 博碩士論文 | zh_TW |
DC.type | thesis | en_US |
DC.publisher | National Central University | en_US |