| DC 欄位 |
值 |
語言 |
| DC.contributor | 電機工程學系 | zh_TW |
| DC.creator | 楊修宜 | zh_TW |
| DC.creator | Hsiu-Yi Yang | en_US |
| dc.date.accessioned | 2024-7-11T07:39:07Z | |
| dc.date.available | 2024-7-11T07:39:07Z | |
| dc.date.issued | 2024 | |
| dc.identifier.uri | http://ir.lib.ncu.edu.tw:444/thesis/view_etd.asp?URN=110521023 | |
| dc.contributor.department | 電機工程學系 | zh_TW |
| DC.description | 國立中央大學 | zh_TW |
| DC.description | National Central University | en_US |
| dc.description.abstract | 隨著半導體製程的進步，電路老化的問題變得日益突出。其中一種最嚴重的老化效應是負偏溫度不穩定性（NBTI），它會增加PMOS晶體管的閾值電壓和傳播延遲。增加的延遲在長時間下可能導致時序違規，甚至系統故障。為了改善NBTI帶來的問題，提出了一些老化緩解方法，如內部節點控制（INC）和輸入向量控制（IVC）。INC應用特殊設計的邏輯門來緩解老化效應，而IVC則在電路閒置期間使用適當的輸入向量來防止NBTI造成的壓力。然而，INC會導致額外的面積成本和功耗，而電路的結構會限制了IVC的可控性。儘管過去提出了各種基於INC或IVC的老化容忍方法，但只有少數作者有考慮兩種方法之間的協同優化。在本文中，我們介紹了一種基於GNN的INC和IVC協同優化框架，充分利用這兩種方法的優勢，盡可能地降低老化引起的延遲。我們的做法是使用經過良好訓練的GNN來識別電路中受到嚴重老化影響的邏輯閘，然後在給定面積限制下使用INC和IVC來緩解老化效應。實驗結果表示，在電路中採用我們的方法，與先前的研究成果相比，我們可以降低因老化造成額外的傳遞時間延遲大約2.16倍，同時，我們與先前的研究相較之下，我們只需要29.5%額外的面積消耗。此外，我們的方法執行時間也比先前的做法還要少，加快了2.6倍的速度。 | zh_TW |
| dc.description.abstract | With the advancement of semiconductor processes, the issue of circuit aging is becoming increasingly prominent. One of the most severe aging effects is negative bias temperature instability (NBTI), which increases the threshold voltage and propagation delay of PMOS transistors. Over time, the increased delay may lead to timing violations and even system failures. To address the problems caused by NBTI, various aging mitigation techniques have been proposed, such as Internal Node Control (INC) and Input Vector Control (IVC). INC applies specially designed logic gates to mitigate aging effects, while IVC utilizes appropriate input vectors during circuit idle periods to alleviate the pressure from NBTI. However, INC incurs additional area costs and power consumption, while the structure of the circuit limits the controllability of IVC. Although various aging tolerance methods based on INC or IVC have been proposed in the past, only a few authors have considered the synergistic optimization between the two methods. In this thesis, we introduce a GNN-based INC and IVC co-optimization framework, leveraging the advantages of both methods to minimize aging-induced delays as much as possible. Our approach involves using a well-trained GNN to identify logic gates in the circuit significantly affected by aging, and then utilizing INC and IVC under given area constraints to mitigate aging effects. Experimental results indicate that adopting our method in the circuit can reduce additional propagation delay caused by aging by approximately 2.16 times compared to previous research results, while requiring only 29.5% additional area consumption compared to previous studies. Furthermore, the execution time of our method is also faster, accelerating by 2.6 times compared to previous approaches. | en_US |
| DC.subject | 內部節點控制 | zh_TW |
| DC.subject | 輸入向量控制 | zh_TW |
| DC.subject | 圖神經網路 | zh_TW |
| DC.subject | 負偏壓溫度不穩定性 | zh_TW |
| DC.subject | 更換閘門 | zh_TW |
| DC.subject | 減緩老化 | zh_TW |
| DC.subject | Internal Node Control (INC) | en_US |
| DC.subject | Input Vector Control (IVC) | en_US |
| DC.subject | Graph Neural Network (GNN) | en_US |
| DC.subject | Negative Bias Temperature Instability | en_US |
| DC.subject | gate replacement | en_US |
| DC.subject | aging mitigation | en_US |
| DC.title | 基於圖神經網絡（GNN）的內部節點控制（INC）和輸入向量控制（IVC）協同優化用於老化緩解 | zh_TW |
| dc.language.iso | zh-TW | zh-TW |
| DC.title | Graph Neural Network (GNN) Based Internal Node Control (INC) and Input Vector Control (IVC) Co-Optimization for Aging Mitigation | en_US |
| DC.type | 博碩士論文 | zh_TW |
| DC.type | thesis | en_US |
| DC.publisher | National Central University | en_US |