DC 欄位 |
值 |
語言 |
DC.contributor | 電機工程學系 | zh_TW |
DC.creator | 呂睿洋 | zh_TW |
DC.creator | Ruei-Yang Lyu | en_US |
dc.date.accessioned | 2024-1-11T07:39:07Z | |
dc.date.available | 2024-1-11T07:39:07Z | |
dc.date.issued | 2024 | |
dc.identifier.uri | http://ir.lib.ncu.edu.tw:444/thesis/view_etd.asp?URN=110521042 | |
dc.contributor.department | 電機工程學系 | zh_TW |
DC.description | 國立中央大學 | zh_TW |
DC.description | National Central University | en_US |
dc.description.abstract | 在網路世代中,資訊安全的議題時常被討論,許多安全算法需要利用到隨機亂數來作為種子(Seed),而真亂數產生器(TRNGs)可以利用隨機電報雜Random Telegraph Noise (RTN)…等物理特性,來產生隨機的0和1字串,而這些物理特性難以用理論去預測其結果,使得一連串真隨機的亂數得以產生。本論文所設計的容量為 1Mb 的 電阻式記憶體矩陣,將電阻式記憶體整合在電晶體的接觸點(Contact)上,在讀取過程電阻式記憶體中氧化層會產生電子的捕獲或釋放,導致每次電流的路徑(Filament)有所不同,這便是隨機電報雜訊,因此每次讀取所量到的電流會有所不同。操作方面,使用逐漸設置(Graduate SET)和逐漸重置(Graduate RESET)的機制去變化電阻式記憶體的阻態,將低阻態(LRS)和高阻態(HRS)分別區分出四個狀態,再利用電壓0.3V、操作時間50ns進行讀取,每個阻態分別連續讀取2000次進行統計,發現不同阻態下,其電阻值大小分布皆會呈現常態分佈,接著我們藉由電阻變化,進一步將訊號轉換成亂數。此電阻式記憶體產生的字串經由外部漢明距離(Inter Hamming Distance) 、內部漢明距離(Intra Hamming Distance)、漢明權重(Hamming Weight)等資訊理論的分析後,皆得到良好結果(~50%),這意味此記憶體大量產生的字串具有隨機性,並非有規律性的產生0和1。在NIST測試中,室溫和高溫75度皆能通過全部15項驗證。本文將電阻式記憶體整合在電晶體的後段金屬連線上,形成新型的記憶體矩陣,此製程具有低功耗、低成本的性質,並且可以和未來的製程節點相容。 | zh_TW |
dc.description.abstract | In the age of the internet, issues related to information security are frequently discussed. Many security algorithms require the use of random numbers as seeds, and true random number generators (TRNG) can utilize physical properties, such as the random telegraph noise (RTN) to generate random sequences of bits-“0”s and bits-“1”s. These physical properties are difficult to predict theoretically, allowing the generation of a sequence of truly random numbers.
In this paper, a 1Mb capacity RRAM matrix is designed. The RRAM is integrated into the contacts of transistors. During the READ process, the RRAM′s oxide layer captures or releases electrons, leading to variations in the path of current flow (filament) with each READ, it is named as random telegraph noise. Thus, the measured current during each cycle is different. The graduate SET and graduate RESET mechanism is used to change the resistance states of the RRAM. Low resistance state (LRS) and high resistance state (HRS) are distinguished into four states. Read operation is performed with a voltage of 0.3V and a duration of 50ns. Each configuration is READ continuously 2000 times for statistical analysis. The resistance values exhibit a normal distribution. Subsequently, we can convert the signals into random numbers.
The strings generated by the tested RRAM array are analyzed using information theory metrics such as the inter Hamming distance, intra Hamming distance, Hamming weight, and all get good results (around 50%). This implies that the strings produced by this memory, exhibit randomness and do not follow a regular pattern of bits-“0”s and bits-“1”s. | en_US |
DC.subject | 電阻式記憶體 | zh_TW |
DC.subject | 真亂數產生器 | zh_TW |
DC.subject | 熱雜訊 | zh_TW |
DC.subject | 隨機電報雜訊 | zh_TW |
DC.subject | 記憶體矩陣 | zh_TW |
DC.subject | RRAM | en_US |
DC.subject | True Random Number Generator | en_US |
DC.subject | Thermal Noise | en_US |
DC.subject | Random Telegraph Noise | en_US |
DC.subject | memory array | en_US |
DC.title | 新穎的多阻態之真亂數產⽣器由 40nm電阻式記憶體陣列實現 | zh_TW |
dc.language.iso | zh-TW | zh-TW |
DC.title | A Novel Multiple-resistive-state True Random Number Generator(msTRNG) Realized by 40-nm RRAM Array | en_US |
DC.type | 博碩士論文 | zh_TW |
DC.type | thesis | en_US |
DC.publisher | National Central University | en_US |