博碩士論文 110521106 完整後設資料紀錄

DC 欄位 語言
DC.contributor電機工程學系zh_TW
DC.creator詹永騰zh_TW
DC.creatorYONG-TENG ZHANen_US
dc.date.accessioned2023-7-24T07:39:07Z
dc.date.available2023-7-24T07:39:07Z
dc.date.issued2023
dc.identifier.urihttp://ir.lib.ncu.edu.tw:444/thesis/view_etd.asp?URN=110521106
dc.contributor.department電機工程學系zh_TW
DC.description國立中央大學zh_TW
DC.descriptionNational Central Universityen_US
dc.description.abstract本論文提出一升壓的直流-直流轉換器,其架構是以二次升壓電路為基底並結合了雙繞組耦合電感、輸入電流漣波抑制單元和與耦合電感二次側整合的可疊加階數倍壓單元電路。提出的轉換器能在較低的工作週期下達到高輸出電壓,也可透過調整耦合電感的二次側繞組匝數與倍壓單元階數,達到所需之高電壓增益目的;輸入端電感與兩電容串聯形成的輸入電流漣波抑制單元明顯降低了輸入端的電流漣波大小;僅使用單個開關元件,控制相較簡易且電壓應力低於輸出端電壓,進而降低開關的損耗;由於耦合電感產生的漏電感,提供部分輸出二極體零電流切換的特性,使二極體的反向恢復問題與導通損耗得以緩解。 本論文明確分析電路的運作原理與穩態電壓增益並且計算各項元件的應力公式與參數設計,訂出轉換器架構中各項元件的規格和參數,此外,藉由所計算出的各項元件應力公式進行損耗與效率估算。最後,進行模擬與實作所提出的電路以驗證可行性、效能及理論分析。zh_TW
dc.description.abstractThis thesis proposes a step-up DC-DC converter, which is based on quadratic boost circuit and combines dual winding coupled inductor, a low input current ripple unit, and a stacked order voltage multiplier unit circuit integrated with the secondary side of the coupled inductor. The proposed converter can achieve high output voltage at lower duty cycle, and can also achieve the desired high voltage gain by adjusting the turn ratio of the coupled inductor and the order of the voltage multiplier unit; Input current ripple suppression unit formed by the series connection of the input inductor and two capacitors significantly reduces the input current ripple; Using only a single switch element, the control is relatively simple and voltage stress is lower than the output voltage, thereby reducing switch losses; Due to the leakage inductance generated by the coupling inductance, it provides the characteristics of output diode zero current switching, so that the reverse recovery problem and conduction loss of the diode can be alleviated. This thesis accurately analyzes the operating principle of the circuit and steady-state voltage gain, the stress formulas and parameter designs of each component are calculated to clearly understand the specifications and parameters of each component in the proposed converter architecture. In addition, the loss and efficiency estimation is carried out using the stress formulas of each component calculated in the previous section. Finally, simulate and experiment the proposed circuit to verify the feasibility, performance, and theoretical analysis.en_US
DC.subject直流–直流轉換器zh_TW
DC.subject高電壓增益zh_TW
DC.subject倍壓單元zh_TW
DC.subject低輸入電流漣波zh_TW
DC.subject二次升壓轉換器zh_TW
DC.subject耦合電感zh_TW
DC.subject非隔離式轉換器zh_TW
DC.subjectDC–DC Converteren_US
DC.subjectHigh Voltage Gainen_US
DC.subjectVoltage Multiplier Cell (VMC)en_US
DC.subjectLow Input Current Rippleen_US
DC.subjectQuadratic Boost Converter (QBC)en_US
DC.subjectNon–Isolated Converteren_US
DC.title結合耦合電感與可擴展倍壓單元之低輸入電流漣波高升壓轉換器zh_TW
dc.language.isozh-TWzh-TW
DC.titleHigh Step-up DC-DC Converter With Low Input Current Ripple Combining Coupled Inductor and Scalable Voltage Multiplieren_US
DC.type博碩士論文zh_TW
DC.typethesisen_US
DC.publisherNational Central Universityen_US

若有論文相關問題,請聯絡國立中央大學圖書館推廣服務組 TEL:(03)422-7151轉57407,或E-mail聯絡  - 隱私權政策聲明