| DC 欄位 |
值 |
語言 |
| DC.contributor | 電機工程學系 | zh_TW |
| DC.creator | 蔡堉秭 | zh_TW |
| DC.creator | Yu-Tzu Tsai | en_US |
| dc.date.accessioned | 2024-11-26T07:39:07Z | |
| dc.date.available | 2024-11-26T07:39:07Z | |
| dc.date.issued | 2024 | |
| dc.identifier.uri | http://ir.lib.ncu.edu.tw:444/thesis/view_etd.asp?URN=111521008 | |
| dc.contributor.department | 電機工程學系 | zh_TW |
| DC.description | 國立中央大學 | zh_TW |
| DC.description | National Central University | en_US |
| dc.description.abstract | 本研究將基於In-Ga-Zn-O(IGZO)之氧化物半導體電晶體(Oxide Semiconductor Field Effect Transistor)與採用HfO2/ZrO2層狀堆疊結構之金屬-鐵電-金屬(MFM)電容整合，展現了具後段製程兼容性潛力之雙電晶體單鐵電電容(2T1F)記憶體。我們使用兩個IGZO通道電晶體，作為寫入與讀取之電晶體，其展現了正臨界電壓且低遲滯現象，滿足元件之非揮發性與可靠度之需求，並整合低退火溫度之鐵電製程開發(≦400°C)，使其具備後段製程兼容性。該結構經由調節鐵電電容與讀取電晶體之間的面積比例(Area Ratio (AR) = AMFM/Atransistor)，使記憶窗口達到2.5V；在耐久性測試中，該元件在操作電壓1.5V下，經過106次讀寫循環測試後仍保有足夠的記憶窗口。該研究不僅實現了具後段製程兼容性的大記憶窗口與低操作電壓的技術，還展示了其在高密度、低功耗記憶體設計中的應用潛力，這對於未來需要大量數據處理與儲存的人工智能(AI)運算和記憶功能有重要的推動作用。 | zh_TW |
| dc.description.abstract | This study successfully integrates an oxide semiconductor field-effect transistor (OSFET) based on In-Ga-Zn-O (IGZO) with a Metal-Ferroelectric-Metal (MFM) capacitor using an HfO2/ZrO2 layered stack structure, achieving a back-end-of-line (BEOL) compatible two-transistor-one-capacitor (2T1F) ferroelectric memory. Utilizing two IGZO channel transistors for writing and reading, which exhibit positive threshold voltages and low hysteresis, fulfills the requirements for non-volatility and reliability. The integration involves a low annealing temperature ferroelectric process (?400°C), ensuring back-end-of-line compatibility. By tuning the area ratio (AR = AMFM/Atransistor) between the ferroelectric capacitor and the readout transistor, a memory window of 2.5V was attained. In endurance testing, the device retained a sufficient memory window after 106 read/write cycles at an operating voltage of 1.5V.
This research not only demonstrates a BEOL-compatible technology with a large memory window and low operating voltage, but also reveals its potential in high-density, low-power memory designs. This is expected to significantly advance future artificial intelligence (AI) computation and memory functions that require extensive data processing and storage capabilities. | en_US |
| DC.subject | 鐵電記憶體 | zh_TW |
| DC.subject | 氧化物半導體 | zh_TW |
| DC.title | 實現全後段製程相容性、基於IGZO雙電晶體及鐵電電容器之非揮發性記憶體 | zh_TW |
| dc.language.iso | zh-TW | zh-TW |
| DC.title | Enabling Fully Back-End-of-Line Compatible in IGZO Based Two Transistor One Ferroelectric Capacitor (2T1F) Non-Volatile Memory | en_US |
| DC.type | 博碩士論文 | zh_TW |
| DC.type | thesis | en_US |
| DC.publisher | National Central University | en_US |