| DC 欄位 |
值 |
語言 |
| DC.contributor | 電機工程學系 | zh_TW |
| DC.creator | 陳鴻愷 | zh_TW |
| DC.creator | Hung-Kai Chen | en_US |
| dc.date.accessioned | 2002-7-9T07:39:07Z | |
| dc.date.available | 2002-7-9T07:39:07Z | |
| dc.date.issued | 2002 | |
| dc.identifier.uri | http://ir.lib.ncu.edu.tw:444/thesis/view_etd.asp?URN=89521004 | |
| dc.contributor.department | 電機工程學系 | zh_TW |
| DC.description | 國立中央大學 | zh_TW |
| DC.description | National Central University | en_US |
| dc.description.abstract | 本論文自我校正的方法是為了克服系統內建自我測試電路中，因製程飄移的誤差所提出解決的方法。利用在同一晶片上的數位訊號處理器或是微處理器，來進行測試結果的資料分析。所提出的方法只需藉由四個電阻與一個電容，純被動元件即可。這是非常容易控制與分析的。我們提出了兩種方法，一個是統計的方法，另一種為曲線比較的方式。利用離散元件來實際組裝硬體電路，模擬內建自我測試電路的類比數位轉換器。實驗結果驗證了此方法的可能性。所提出的兩種量測方法與IEEE1057測試方法的誤差均小於2LSB。 | zh_TW |
| dc.description.abstract | A self calibrated BIST methodology is proposed to overcome the process variation of the BIST circuitry. The on-chip digital signal processor or micro processor can be used as data analyzer for test result analysis. The proposed methodology can be generated via passive components only, four resistors and one capacitor. It is very ease to control and analysis. Two test methods are proposed, one by statistical analysis and another by curve fitting. Test hardware is built by discrete components to emulate the ADC BIST circuitry. Experimental results verify the feasibility of the methodology. The differences between both methods with IEEE Std.1057 method are within 2LSB for a 12-bit ADC. | en_US |
| DC.subject | 測試方法 | zh_TW |
| DC.subject | 類比數位轉換器 | zh_TW |
| DC.subject | ADC | en_US |
| DC.subject | Testing | en_US |
| DC.title | 內建式類比數位轉換器之自我校正方法 | zh_TW |
| dc.language.iso | zh-TW | zh-TW |
| DC.title | A Self Calibrated ADC BIST Methodology | en_US |
| DC.type | 博碩士論文 | zh_TW |
| DC.type | thesis | en_US |
| DC.publisher | National Central University | en_US |