博碩士論文 91521020 完整後設資料紀錄

DC 欄位 語言
DC.contributor電機工程學系zh_TW
DC.creator黃柏翔zh_TW
DC.creatorBo-Shiang Huangen_US
dc.date.accessioned2004-7-12T07:39:07Z
dc.date.available2004-7-12T07:39:07Z
dc.date.issued2004
dc.identifier.urihttp://ir.lib.ncu.edu.tw:444/thesis/view_etd.asp?URN=91521020
dc.contributor.department電機工程學系zh_TW
DC.description國立中央大學zh_TW
DC.descriptionNational Central Universityen_US
dc.description.abstract在此篇論文中,將歷屆學長姊所做的數位信號處理器,依照工研院所提出的矽智財規範,將之矽智財化,提升可重複利用性。在修改的過程中,發覺blocking及non-blocking的使用限制對設計的影響層面最大,也是最不容易修改的。所以在整個設計流程中,開發者若能越早依循矽智財規範來做設計,將來所需額外付出的修正代價就越小。 為了能使多顆處理器在資料的溝通上能更加流暢,不會被輸出入介面限制住,在本篇論文中也提出一個河流式輸出入介面,利用記憶體連線以及累加暫存器連線兩種模式,加速資料的傳遞。 最後利用模組產生器,產生出三顆處理器,彼此之間以河流式輸出入介面相連接,將之應用於正交分頻多工系統中的載波相位追蹤機制,其操作速度分別為60MHz、30MHz及30MHz。zh_TW
dc.description.abstractIn this thesis, we modify our group’’s DSP verilog code for intellectual property and reuse methodology. In order to follow IP qualification guidelines, we rewrite our code and find the rule about blocking and non-blocking is hard to fit. So we should follow SIP guidelines in early stage. Because our original I/O waste many clock cycles in data communication among several DSPs, we develop stream based I/O for multi-DSP system.Data can be transferred between several DSP smoothly and area overhead is only 6%. Finally we integrate IP consideration and stream based I/O to DSP generator. Then we use it to generate three DSP for carrier frequency tracking system. The maximum operation frequency of three DSPs are 60MHz, 30MHz, 30MHz.en_US
DC.subject河流式輸出入介面zh_TW
DC.subject矽智財zh_TW
DC.subject數位信號處理器zh_TW
DC.subjectDSPen_US
DC.subjectStream based I/Oen_US
DC.subjectIPen_US
DC.title內嵌式數位信號核心產生器及其矽智財與通訊系統應用zh_TW
dc.language.isozh-TWzh-TW
DC.titleEmbedded DSP Processor Module Generatorand Its IP and Communication System Applicationsen_US
DC.type博碩士論文zh_TW
DC.typethesisen_US
DC.publisherNational Central Universityen_US

若有論文相關問題,請聯絡國立中央大學圖書館推廣服務組 TEL:(03)422-7151轉57407,或E-mail聯絡  - 隱私權政策聲明