| DC 欄位 |
值 |
語言 |
| DC.contributor | 電機工程學系 | zh_TW |
| DC.creator | 林育羣 | zh_TW |
| DC.creator | Yu-Chun Lin | en_US |
| dc.date.accessioned | 2013-1-29T07:39:07Z | |
| dc.date.available | 2013-1-29T07:39:07Z | |
| dc.date.issued | 2013 | |
| dc.identifier.uri | http://ir.lib.ncu.edu.tw:444/thesis/view_etd.asp?URN=91521023 | |
| dc.contributor.department | 電機工程學系 | zh_TW |
| DC.description | 國立中央大學 | zh_TW |
| DC.description | National Central University | en_US |
| dc.description.abstract | 適應性決策回授等化器(ADFE)從效能與硬體複雜度考量皆優於線性等化器，因此被廣泛的使用於通信傳輸系統中，用來消除通道所造成之符號間彼此干擾現象。然而，因為適應性決策回授等化器在係數修正與資料等化處理上皆有回授路徑，會影響到實際所能處理的資料速度，導致適應性決策回授等化器在高速應用上受到一定的限制。理論上，要打破回授的限制必須要在回授路徑上做前瞻運算，接著利用平行化來達到增加速度的目的。傳統上會採用資料前瞻的做法，然而資料前瞻必須先將所有可能結果算出，導致硬體複雜度隨著平行化與等化器係數長度而快速增加。
有別於傳統作法，本論文於二元脈衝振幅調變系統中之接收端等化器提出係數前瞻法，也就是利用算出回授等化器的前瞻係數而達到打斷回授路徑的目的。此外，配合該係數前瞻演算法，我們也提出自我前瞻濾波器架構以降低整體運算複雜度。該架構除了在訊雜比 (SNR)上具有與傳統非平行適應性決策回授等化器有相近的表現之外，面積上還具有比其他已知的平行適應性決策回授等化器擁有小非常多的優點。在係數修正方面，我們提出一套降速修正的演算法(Batch Mode Coefficients Update, BMCU)，該演算法可以兼顧追蹤通道變化以及達到高速等化資料的需求。此外，為了避免雜訊被前饋濾波器 (FFF) 放大，本論文提出前饋濾波器雜訊抑制型適應性決策回授等化器的架構 (FNS-ADFE)。模擬結果顯示，相比於傳統ADFE，FNS-ADFE可提升2 dB 訊雜比或降低錯誤率到百分之一。
實作上是採用40 nm CMOS-GP製程。該測試晶片的面積為275 μm × 275 μm (或約等效於28.5 k 個邏輯閘)。平均功率消耗在低供應電壓低資料率時（0.75V, 10 Gbps）為 2.3 pJ/bit、在正常供應電壓中資料率時（0.9V, 13 Gbps）為3.5 pJ/bit、而在高供應電壓高資料率時（1.1V, 16 Gbps）為 5.8 pJ/bit。 | zh_TW |
| dc.description.abstract | Adaptive Decision Feedback Equalizers (ADFEs) are widely used to reduce the inter-symbol interferences (ISIs) caused by channels in communication systems since ADFEs are better than Adaptive Linear Equalizers (ALEs) in both signal-to-noise ratio (SNR) and hardware complexity points of views. However, the data rate of an ADFE is limited due to the feedback path in both the coefficients update part and the data equalization part. In theorem, to do lookahead and then parallel can eliminate the limitation of data rate and the data lookahead scheme is usually used. Data lookahead scheme requires calculating all-possible results; hence the hardware complexity grows quickly with the parallelism and the tap-number of the ADFE.
In this dissertation, we propose the coefficients-lookahead scheme for the ADFEs in the receivers of 2-level Pulse Amplitude Modulation (2-PAM) systems, that is, to find out the coefficients for lookahead scheme. Based on the coefficients-lookahead scheme, the self-lookahead filter and the high speed architecture are proposed. The proposed architecture has almost the same SNR with conventional ADFE and has hardware complexity growing slowly with parallelism. In coefficients adaption, we propose a slow updating method, Batch Mode Coefficients Update (BMCU) algorithm to fit the requirement for channel tracking and high data rate. Besides, to avoid noise enhancement at the feed-forward filter (FFF), a FFF noise-suppression ADFE (FNS-ADFE) architecture is proposed which has 2 dB better SNR or 1% less bit error rate than that of a conventional ADFE.
The test-chip has been fabricated in a 40nm CMOS-GP technology with the core size as 275 μm × 275 μm (or 28.5k equivalent gates count), and dissipates 2.3 pJ/ bit at 10 Gbps with low-supply voltage (0.75 V), 3.5 pJ/bit at 13 Gbps with normal-supply voltage (0.9 V) and 5.8 pJ/bit at 16 Gbps with high-supply voltage (1.2 V). | en_US |
| DC.subject | 等化器 | zh_TW |
| DC.subject | 決策回授 | zh_TW |
| DC.subject | 前瞻演算法 | zh_TW |
| DC.subject | 數位 | zh_TW |
| DC.subject | 高速 | zh_TW |
| DC.subject | 適應性 | zh_TW |
| DC.subject | Equalizer | en_US |
| DC.subject | DFE | en_US |
| DC.subject | Lookahead | en_US |
| DC.subject | Digital | en_US |
| DC.subject | High Speed | en_US |
| DC.subject | Adaptive | en_US |
| DC.title | 適用於二元脈衝振幅調變系統之高速共時適應性決策回授等化器 | zh_TW |
| dc.language.iso | zh-TW | zh-TW |
| DC.title | High Throughput Concurrent Adaptive Decision Feedback Equalizer for 2-PAM Systems | en_US |
| DC.type | 博碩士論文 | zh_TW |
| DC.type | thesis | en_US |
| DC.publisher | National Central University | en_US |