| DC 欄位 |
值 |
語言 |
| DC.contributor | 電機工程學系 | zh_TW |
| DC.creator | 何秋億 | zh_TW |
| DC.creator | Chio-Yi Ho | en_US |
| dc.date.accessioned | 2007-7-16T07:39:07Z | |
| dc.date.available | 2007-7-16T07:39:07Z | |
| dc.date.issued | 2007 | |
| dc.identifier.uri | http://ir.lib.ncu.edu.tw:444/thesis/view_etd.asp?URN=945201014 | |
| dc.contributor.department | 電機工程學系 | zh_TW |
| DC.description | 國立中央大學 | zh_TW |
| DC.description | National Central University | en_US |
| dc.description.abstract | 隨著電晶體尺寸下降，且製程微縮至90 奈米以下，會帶來較劇烈的參數變動。 在未來SoC 設計時，類比EDA 的需求越來越重要。在晶圓廠製造過程中，因為經過相同的物理程序，所以電晶體間的參數變動會有某種程度的關聯性，此關聯性可用來改善良率。在本論文中，建構一個類比電路設計自動化異質平台，以MATLAB所架構，並整合了數種不同環境，包含了電路模擬器(Hspice), 工作站作業系統連線通訊協定(SSH)與檔案傳輸協定(Ftp)，並以一個雙級運算放大器為範例，根據兩步驟的最佳化程序，考量空間相關性來決定佈局時電晶體最佳的佈局擺放位置。由模擬結果得知，本平台可找到對不同規格之最佳排法，有效地提升良率。 | zh_TW |
| dc.description.abstract | While MOS transistors continuously scale down in technologies below 90 nano-meter, they bring along larger parameter variability. Analog EDA is needed increasingly
important in future SoC design. The parameter variation of all transistors should have certain correlations during IC manufacturing process because all of them are made from the common physical process and the correlations can be used for yield improvement. In this thesis, a heterogeneous platform of analog EDA, which is implemented on MATLAB, is provided by integration of several environments including the circuit simulator (Hspice), communication protocol via workstation OS (SSH) and file transfer protocol (Ftp). A two-stage OpAmp is used as an example circuit to demonstrate the performance of a proposed two-step optimization procedure for determination of best layout placement by spatial correlation. By the simulation results, the best layout placements with respect to the corresponding parameters can be given to improve the effective yield. | en_US |
| DC.subject | 異質平台 | zh_TW |
| DC.subject | 佈局擺放 | zh_TW |
| DC.subject | 製程變動 | zh_TW |
| DC.subject | 空間相關性 | zh_TW |
| DC.subject | spatial correlation | en_US |
| DC.subject | heterogeneous platform | en_US |
| DC.subject | layout placement | en_US |
| DC.subject | process variation | en_US |
| DC.title | 馴變者：在實體實現上決定最佳佈局擺放位置的一個異質平台 | zh_TW |
| dc.language.iso | zh-TW | zh-TW |
| DC.title | VariTamer: A Heterogeneous Platform for Deciding the Best Layout Placement in Physical Implementation | en_US |
| DC.type | 博碩士論文 | zh_TW |
| DC.type | thesis | en_US |
| DC.publisher | National Central University | en_US |