| DC 欄位 |
值 |
語言 |
| DC.contributor | 電機工程學系 | zh_TW |
| DC.creator | 林家宏 | zh_TW |
| DC.creator | Chia-Hung Lin | en_US |
| dc.date.accessioned | 2008-1-21T07:39:07Z | |
| dc.date.available | 2008-1-21T07:39:07Z | |
| dc.date.issued | 2008 | |
| dc.identifier.uri | http://ir.lib.ncu.edu.tw:444/thesis/view_etd.asp?URN=945901011 | |
| dc.contributor.department | 電機工程學系 | zh_TW |
| DC.description | 國立中央大學 | zh_TW |
| DC.description | National Central University | en_US |
| dc.description.abstract | 隨著系統晶片日益複雜，複雜度不斷的增加，此時系統設計者必須找尋一種新的設計方法，而能夠去處理系統晶片的複雜度，且能縮短設計時程來提昇產品的生產率。一種明顯解決的方法則是提高設計的抽象層次。然而，對於系統設計者而言較關心的則是系統的架構、軟體/硬體的效能、以及通訊協定。因此，電子系統層級設計的方法能夠去滿足複雜的系統設計，且此方法能夠提高模擬的速度及幫助系統效能的估算。所以我們能夠反覆的分析系統架構及設計而不在是以一種架構來設計。
在這篇論文裡，我們以SystemC語言在交易層(Transaction-Level)的抽象層次來完成網路晶片(Network-on-Chip)平台。此網路晶片平台基本模組包含了:五個方向的交換器、傳輸鏈結、以及各式各樣的週邊模組。我們除了完成系統網路晶片平台外，我們亦完成一個H.264影像編碼器來當系統的平台應用，且以電子系統層級的設計方法去設計網路晶片平台的模組、設計空間的勘查方面的工作、及對系統效能做評估。我們依該方法在循序可執行程式碼和暫存器傳輸層級間建立抽象模型。讓我們可以在短時間之內評估系統的效能並且萃取重要的資訊以及能在設計過程中比較直覺的完成設計。
最後，整個網路晶片系統平台能夠模擬且驗證應用系統的功能正確性以及在傳輸鏈結上萃取動態的資訊，來分析解決系統的瓶頸所在。 | zh_TW |
| dc.description.abstract | With complexities of Systems-on-Chip rising almost daily, the system designers have been searching for new methodology that can handle the complexities with increased productivity and decreased times-to-market. The obvious solution that comes to mind is increasing the level of abstraction. However the system designers care about are system architectures, Hardware/Software (HW/SW) performance, and the communication protocols. Furthermore, the electronic system level (ESL) design methodology can satisfy the requests on complex design with relative high simulation speed well performance evaluation. We can use it in the iterative design process rather than just in the early system architecting phase.
In this thesis, we implement a transaction level model (TLM) Network-on-Chip platform with SystemC. The basic modules: variable wrapper, 5-ports switch, transmission link and heterogeneous peripherals. In addition to NoC platform, we also implement the H.264 encoder as the system application, and apply a design methodology at ESL to do design modeling, design space exploration and performance evaluation. We base on it to establish abstract model between the sequential executable codes and the register transfer level (RTL) description. We are able to evaluate performance in relatively short time, obtain important information and complete the design more instinctively.
Finally, the NoC platform will run the whole system simulation to verify the functional model and collect the dynamic information on the transmission link and IPs to analysis the bottle-neck of the system. | en_US |
| DC.subject | 單晶片網路 | zh_TW |
| DC.subject | 交易層級 | zh_TW |
| DC.subject | 電子系統層級 | zh_TW |
| DC.subject | NoC | en_US |
| DC.subject | TLM | en_US |
| DC.subject | H.264 | en_US |
| DC.subject | SystemC | en_US |
| DC.subject | ESL | en_US |
| DC.title | 電子系統層級上之設計H.264編碼系統於單晶片網路系統平台 | zh_TW |
| dc.language.iso | zh-TW | zh-TW |
| DC.title | An Electronic System Level Design of H.264 Encoding System on Network-on-Chip Platform | en_US |
| DC.type | 博碩士論文 | zh_TW |
| DC.type | thesis | en_US |
| DC.publisher | National Central University | en_US |