參考文獻 |
[1] ISPD 2010 High Performance Clock Network Synthesis Contest. [Online]. Available: http://archive.sigda.org/ispd/contests/10/ispd10cns.html.
[2] ISPD 2014 Detailed Routing-Driven Placement Contest. [Online]. Available: http://www.ispd.cc/contests/14/ispd2014_contest.html.
[3] Nangate 45nm Open Cell Library. [Online]. Available: http://www.nangate.com/.
[4] C.-L. Chang, I. H.-R. Jiang, Y.-M. Yang, E. Y.-W. Tsai, and A. S.-H. Chen, “Novel Pulsed-Latch Replacement Based on Time Borrowing and Spiral Clustering,” Proc. International Symposium on Physical Design, pp. 121–128, 2012.
[5] C.-C. Hsu, Y.-C. Chen, and M. P.-H. Lin, “In-Placement Clock-Tree Aware Multi-Bit Flip-Flop Generation for Power Optimization,” Proc. International Conference Computer-Aided Design, pp. 592–598, 2013.
[6] I. H.-R. Jiang, C.-L. Chang, and Y.-M. Yang, “INTEGRA: Fast Multi-Bit Flip-Flop Clustering for Clock Power Saving,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 31, no. 2, pp. 192–204, Feb. 2012.
[7] M.-C. Kim, D.-J. Lee, and I. L. Markov, “SimPL: An algorithm for Placing VLSI circuits,” Communication of the ACM, vol. 56, no. 6, pp. 105–113, Jun. 2013.
[8] M. P.-H. Lin, C.-C. Hsu, and Y.-T. Shang, “Post-Placement Power Optimization with Multi-Bit Flip-Flops,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 30, no. 12, pp. 1870–1882, Dec. 2011.
[9] S.-C. Lo, C.-C Hsu, and M. P.-H. Lin, “Power Optimization for Clock Network with Clock Gate Cloning and Flip-Flop Merging,” Proc. International Symposium on Physical Design, pp. 77–83, 2014.
[10] J. MacQueen, “Some Methods for Classification and Analysis of Multivariate Observations,” Proc. Fifth Berkeley Symposium on Mathematical Statistics and Probability, vol. 1, pp. 281-297, 1967.
[11] P. Spindler and F. M. Johannes, “Kraftwerk2‒A Fast Force-Directed Quadratic Placement Approach Using an Accurate Net Model,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 27, no. 8, pp. 1398–1411, Aug. 2008.
[12] R. S. Shelar and M. Patyra, “Impact of Local Interconnects on Timing and Power in a High Performance Microprocessor,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 32, no. 10, pp. 1623–1627, Oct. 2013.
[13] W. Shen, M. Cai, X. Hong, and J. Hu, “An Effective Gated Clock Tree Design Based on Activity and Register Aware Placement,” IEEE Transactions on Very Large Scale Integration (VLSI) System, vol. 18, no. 12, pp. 1639–1648, Dec. 2010.
[14] Y.-T. Shyu, J.-M. Lin, C.-P. Huang, C.-W. Lin, Y.-Z. Lin, and S.-J. Chang, “Effective and Efficient Approach for Power Reduction by Using Multi-Bit Flip-Flops,” IEEE Transactions on Very Large Scale Integration (VLSI) System, vol. 21, no. 4, pp. 624–635, Apr. 2013.
[15] C.-C. Tsai, Y. Shi, G. Luo, and I. H.-R. Jiang, “FF-Bond: Multi-Bit Flip-Flop Bonding at Placement,” Proc. International Symposium on Physical Design, pp. 147–153, 2013.
[16] S. K. Teng and N. Soin, “Regional Clock Gate Splitting Algorithm for Clock Tree Synthesis,” Proc. IEEE International Conference on Semiconductor Electronics, pp. 131–134, 2010.
[17] R. Vishweshwara, N. Mahita, and R. Venkatraman, “Placement Aware Clock Gate Cloning and Redistribution Methodology,” Proc. IEEE/ACM International Symposium on Quality of Electronic Design, pp. 432–436, 2012.
[18] S.-H. Wang, Y.-Y. Liang, T.-Y. Kuo, and W.-K. Mak, “Power-Driven Flip-Flop Merging and Relocation,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 31, no. 2, pp. 180–191, Feb. 2012.
|