針對電流控制模式直流降壓轉換器之佈局自動化整合工具

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：23

、訪客IP：18.224.63.123

姓名

許昕茹(Hsin-Ju Hsu) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

針對電流控制模式直流降壓轉換器之佈局自動化整合工具
(Automatic Layout Synthesis Tool for DC-DC Current-Mode Buck Converter)

相關論文

★ 運算放大器之自動化設計流程及行為模型研究	★ 高速序列傳輸之量測技術
★ 使用低增益寬頻率調整範圍壓控震盪器之1.25-GHz八相位鎖相迴路	★ 類神經網路應用於高階功率模型之研究
★ 使用SystemC語言建立IEEE 802.3 MAC 行為模組之研究	★ 以回填法建立鎖相迴路之行為模型的研究
★ 高速傳輸連結網路的分析和模擬	★ 一個以取樣方式提供可程式化邏輯陣列功能除錯所需之完全觀察度的方法
★ 抑制同步切換雜訊之高速傳輸器	★ 以行為模型建立鎖相迴路之非理想現象的研究
★ 遞迴式類神經網路應用於序向電路之高階功率模型的研究	★ 用於命題驗証方式的除錯協助技術之研究
★ Verilog-A語言的涵蓋率量測之研究	★ 利用類神經模型來估計電源線的電流波形之研究
★ 5.2GHz CMOS射頻接收器前端電路設計	★ 適用於OC-192收發機之頻率合成器和時脈與資料回復電路

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

在現代科技發達的生活環境裡，充滿著各式各樣由混合訊號晶片所構成的產品，例如: 可攜式電子產品(平板、智能手環)、醫療設備(血壓計)、電信通訊產品(手機、網路分享器)以及車用電子產品(防盜保全系統)等等。尤其近年來，伴隨大眾需求度的上升，從產品設計到上市的周期亦隨之縮短，而電子自動化工具便成為加快生產流程中不可或缺的關鍵。
雖然目前數位電路的自動化工具已發展得相當成熟，市面上也可以看到許多EDA 工具協助設計者，然而，類比混合訊號自動化設計工具卻十分少見，其中最大主因為類比電路對於訊號反應相當敏感，大多數還是依靠設計者人為完成完整佈局設計。因此，類比電路設計往往成為混合訊號單晶片(SoC)發展的瓶頸，而學術界也持續努力發展相關針對類比電路的自動化工具。
為了提升電路設計效能及縮短設計時間，本論文針對電流控制模式直流降壓轉換器電路發展一個佈局自動化整合工具，此流程能完整將電路從輸入規格到最終佈局及繞線自動化產生。整套流程以C++及Tcl/Tk 程式語言實現，且自動化佈局的過程能在Laker環境下執行，不僅可成功通過DRC 與LVS 的驗證，同時Post-layout 的模擬結果也能達到預期的電路效能。

摘要(英)

In our days, lots of electronic product are made of analog/mixed-signal (AMS) intergrated circuits (ICs), such as portable devices, medical equipment, communication product and automobile electronics etc. Nowadays, with the growing demands for portable devices, Time-to-Market cycle still keeps shrinking. Electronic design automation (EDA) tools are the keys to speed up the device process.
There are many existing EDA tools for digital circuits on the market. However, the EDA tools for AMS circuits are still not popular. Because analog circuits are often sensitive to small signals response, their layouts are often manually designed by experienced designers. Therefore, AMS circuit design has become the bottleneck in SoC design flow.
In order to increase the circuit performance and shorten design process, we perpose an automatic layout synthesis tool for DC-DC current-mode control buck converters in the thesis. This synthesis tool is able to generate the final layout of the target circuit automatically from given specification. The design environment is developed with C++ and Tcl/Tk programming language. The required layout can be generated in Laker automatically and pass the DRC/LVS verification. The post-layout simulation results also satisfy the required specification.

關鍵字(中)

★ 電流控制模式
★ 直流降壓轉換器
★ 自動化

關鍵字(英)

論文目次

摘要 vi
Abstract vii
致謝 viii
目錄 ix
圖目錄 xi
表目錄 xiii
第一章、緒論 1
1.1 研究動機 1
1.2 電壓轉換器的種類 3
1.2.1 線性電壓穩壓器 3
1.2.2 電容儲能型切換式轉換器 4
1.2.3 電感儲能型切換式轉換器 6
1.2.4 比較表 7
1.3 相關研究 8
1.4 論文組織 9
第二章、電感儲能型切換式電壓轉換器 10
2.1 切換式轉換器分類 10
2.1.1 降壓型轉換器 11
2.1.2 升壓型轉換器 13
2.1.3 升降壓型轉換器 14
2.2 控制電路分類 15
2.2.1 電壓控制模式 (Voltage Mode Control) 15
2.2.2 電流控制模式 16
第三章、自動化整合流程 18
3.1 整合流程介紹 18
3.2 電晶體尺寸調整工具 19
3.3 佈局擺放優化演算法 20
3.3.1 B*-Trees 20
3.3.2 階級式B*-Trees 22
3.3.3 三階B*-Trees 23
3.4 佈局自動化產生工具 26
3.4.1 元件位置計算 27
3.4.2 Laker命令描述語言產生器 29
3.4.3 元件擺放與繞線 31
第四章、實驗結果 33
4.1 整合流程操作 33
4.2 實驗結果 35
第五章、結論與未來展望 37
5.1 結論 37
5.2 未來展望 37
參考文獻 38

參考文獻

[1]製圖:劉立衍、郭培仙，ET NEWS, DIGITIMES所整理, 2012/04
[2]Tony Armstrong，「提高可攜式產品電池續航力　整合型電源晶片功不可沒」，新通訊元件雜誌No. 128，技術前瞻，Oct , 2011
[3]D. Maksimovic , “Power management model and implementation of power management ICs for next generation wireless applications”, IEEE International Symposium on Circiuts and Systems (ISCAS), 2002
[4]National Semiconductor, “Power” High-Performance Analog Seminar 2007
[5]H.Y. Luo, “Automatic Synthesis Flow of DC to DC Step-Down Converter Circuits”, MS. Thesis, National Central University, Taiwan, June 2011.
[6] P. Favrat, P Deval, and M.J. Declercq, “A High-Efficiency CMOS Volttage Doubler,” IEEE J. Solid-State Circuits, March 1998.
[7]“Power in Portable Systems,’’ National Semiconductor Corporation, 2006.
[8]Del Mar Hershenson, M., ”CMOS analog circuit design via geometric programming,” American Control Conference (ACC), 2004.
[9]W. Daems, G. Gielen, and W. Sansen, ”Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2003.
[10]Y.C. Liao, “A Layout-Aware Analog Synthesis Environment on Laker” , MS. Thesis, National Central University, Taiwan, June 2013
[11]Mengmeng Du and Hoi Lee, ”An Integrated Speed- and Accuracy-Enhanced CMOS Current Sensor With Dynamically Biased Shunt Feedback for Current-Mode Buck Regulators,” IEEE Transactions on Circuits and Systems I (IEEE CAS), 2010
[12]W.C. Chen, “Automatic Synthesis Flow of Current Mode Control DC-DC Buck Converter Circuits”, MS. Thesis, National Central University, Taiwan, June 2013
[13]C.H. Chang, “Automatic Synthesis Flow of Switching Step-Up Converter Circuits”, MS. Thesis, National Central University, Taiwan, June 2012.
[14]H.Y. Luo, H.W. Li, C.H. Chang, L.C.Yeh, and C.N. Jimmy Liu, ”Power Converter Synthesis Flow for SOC Applications”, the 22nd VLSI Design/CAD Symposium, Yunlin, Taiwan, August 2011.
[15]H.Y. Luo, H.W. Li, L.C. Yeh, and C.N. Jimmy Liu, ”Automated Synthesis Design Flow of Power Converter Circuits Aimed at SOC Applications”, IEEE International Symposium on Integrated Circuits (ISIC), December 2011.
[16]R.W. Erickson and D. Maksimovic, Fundamentals of Power Electronics, 2nd edition, Norwelll, MA: Kluwer Academic Publishers, 2001.
[17]N. Mohan, T.M. Undeland, W.P. Robbins, Power Electronics: converters, Applications, and Design, 3rd Edition, John Wiley & Sons, Inc, 2003.
[18]Chin-Long Wey, Chan-I Chiu, Kun-Chun Chang, Chung-Hsien Hsu, Gang-Neng Sung, ”Design of ultra-wide-load, high-efficient DC-DC buck converters”, 18th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 11-14 Dec. 2011.
[19]Chih-Wei Lee, Hwa-Yi Tseng, Chi-Lien Kuo, “Layout placement optimization with isolation rings for high-voltage VLSI circuits”, International Symposium on VLSI Design, Automation and Test (VLSI-DAT), 2017.
[20]Yun-Chih Chang, Yao-Wen Chang, Guang-Ming Wu, and Shu-Wei Wu, “B*-Trees: A New Representation for Non-Slicing Floorplans,” Proc. Design Automation Conference (DAC), 2000.
[21]Po-Hung Lin, Yao-Wen Chang, and Shyh-Chang Lin, “Analog Placement Based on Symmetry-Island Formulation,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (IEEE CAS), pp. 791-804, June 2009.
[22]Y.C. Liao, “A Layout-Aware Analog Synthesis Environment on Laker”, MS. Thesis, National Central University, Taiwan, June 2013
[23]Chung-Hsun Huang, Chao-Chun Chen, “A High-Efficiency Current-Mode Buck Converter With a Power-Loss-Aware Switch-On-Demand Modulation Technique for Multifunction SoCs”, TPEL, 2016
[24]On line resources, SMD Unshielded Power Inductors - SCD Series, CHILISIN, from http://www.chilisin.com.tw.
[25]On line resources, Surface Mount Specialty Polymer Solid Aluminum Electrolytic Capacitors- NSP Series, NIC Components Corp., from http://www.niccomp.com/index.php

指導教授

劉建男

審核日期

2017-8-21

推文