參考文獻 |
[1] PCI Express® Base Specification, Revision 2.1, PCI-SIG, 2010.
[2] Serial ATA International Organization, Serial ATA Revision 3.0, SATA-IO, 2009.
[3] Universal Serial Bus Specification, Revision 3.1, USB-IO, 2013.
[4] Behzad Razavi, Design of Integrated Circuits for Optical Communications. McGraw-Hill: Behzad Razavi, 2003.
[5] Tektronix, “數位示波器的應用抖動(jitter)測量”.
[6] Behzad Razavi, Design of analog CMOS integrated circuits, McGraw-Hill, 2001.
[7] SHF Communication Technologies AG, “Application note AN-jitter-1-jitter analysis using SHF 10000 series bit error rate testers,” 2005.
[8] Agilent Technologies, “Measuring jitter in digital systems,” Application Note 1448-1.
[9] L. Luo, J. Wilson, S. Mick, J. Xu, L. Zhang, E. Erickson, and P. Franzon, “A 36 Gb/s ACCI mutli-channel bus using a fully differential pulse receiver,” in Proc. IEEE Custom Integrated Circuits Conf., pp. 773–776, Sep. 2006.
[10] Maxim, “Choosing AC-coupling capacitors,” Application Note: HFAN-1.1, 2000.
[11] Agilent Technologies, “Finding sources of jitter with real-time jitter analysis,” 2008.
[12] STMicroelectronics, “Improving a jitter definition,” 2007.
[13] Tektronix, “Understanding and characterizing timing jitter”.
[14] Altera Corporation, “Deterministic Jitter (DJ) Definition and Measurement,” 2009.
[15] Maxim, “Optical receiver performance evaluation”.
[16] H. J. Jeon, R. Kulkarni, Y. C. Lo, J. Kim, and S. M. Jose, “A bang-bang clock and data recovery using mixed mode adaptive loop gain strategy,” IEEE J. Solid-State Circuits, vol. 48, no. 6, pp. 1398–1415, Jun. 2013.
[17] K. S. Kwak, and O. K. Kwon, “Power-reduction technique using a single edge-tracking clock for multiphase clock and data recovery circuit ,” IEEE Trans. Circuits Syst. II, Express Briefs , vol. 61 , no. 4 , pp. 239–243 , Apr. 2014.
[18] 劉深淵, 楊清淵, 鎖相迴路, 滄海書局, 2006.
[19] W.-Y. Lee, K.-D. Hwang, and L.-S. Kim, “A 5.4/2.7/1.62-Gb/s receiver for displayport version 1.2 with multi-rate operation scheme,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 59, no. 12, pp. 2858–2866, Nov. 2012.
[20] D. Dalton, K. Chai, E. Evans, M. Ferriss, D. Hitchcox, P. Murray, S. Selvanayagam,P. Shepherd, and L. DeVito, “12.5-Mb/s to 2.7-Gb/s continuous-rate CDR with automatic frequency acquisition and data-rate readback,” IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2713–2725, Dec. 2005.
[21] X. Maillard, F. Devisch, and M. Kuijk, “A 900-Mb/s CMOS data recovery DLL using half-frequency clock,” IEEE J. Solid-State Circuits, vol. 37, no. 6, pp.711–715, Jun. 2002.
[22] J. Kim, and D.-K. Jeong, “Multi-gigabit-rate clock and data recovery based on blind oversampling,” IEEE Commun. Mag., vol. 41, pp. 68–74, Dec. 2003.
[23] Ruiyuan, and G. S. La Rue, “Fast acquisition clock and data recovery circuit with low jitter,” IEEE J. Solid-State Circuits, vol. 41, no. 5, pp.1016–1024, May. 2006.
[24] W. Yin, R. Inti, A. Elshazly, M. Talegaonkar, B. Young, and P. K. Hanumolu, “A TDC-less 7 mw 2.5 Gb/s digital CDR with linear loop dynamics and offset-free data recovery,” IEEE J. Solid-State Circuits, vol. 46, no. 12, pp. 3163–3173, Dec. 2011
[25] J. Lee, K. S. Kundert, and B. Razavi, “Analysis and modeling of bang-bang clock and data recovery circuits,” IEEE J. Solid-State Circuits, Express Briefs, vol. 39, no. 9, pp. 1571–1580, Sep. 2004.
[26] 鄭柏旻, “具電容放大技術和自適應迴路增益控制器之5 Gbps雙路徑時脈與資料回復電路,” 碩士論文, 國立中央大學, 2017.
[27] Integrated Device Technology Inc, “RMS Phase Jitter,’’ Aplication Note, AN-839, 2014.
[28] B. Wicht, T. Nirschl and D. Schmitt-Landsiedel, “Yield and speed optimization of a latch-type voltage sense amplifier,” IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1148–1158, Jul. 2004
[29] B. Nikolic, V. G. Oklobdˇzija, V. Stojanovic, W. Jia, J. K. S. Chiu, and M. M. T. Leung, “Improved sense-amplifier-based flip-flop: design and measurements,” IEEE J. Solid-State Circuits, vol. 35, no. 6, pp. 876–884, Jun. 2000.
[30] Liu, Peng, Guo, Jun, and Jiang, Yingtao, “Half baud-rate, low BER PAM-4 CDR based on SS-MMSE algorithm, ” Electron. Letter, vol. 52, no. 25, pp. 2036–2038, Dec. 2016
[31] N. Qi, Y. Kang , Q. Lin , J. Ma , J. Shi , B. Yin , C. Liu , R. Bai , S. Hu , J. Wang , J. Du , L. Ma , Z. He , M. Liu , F. Zhang,*, P. Y. Chiang, “A 51Gb/s, 320mW, PAM4 CDR with baud-rate sampling for high-speed optical interconnects,” IEEE Asian Solid-State Circuit Conference, pp. 89–92, Nov. 2017
[32] L. Tang, W. Gai, L. Shi and X. Xiang, “A 40 Gb/s 74.9 mW PAM4 receiver with novel clock and data recovery,” in Proc. IEEE Int. Symp. On Circuit and Syst., May 2017
[33] J. Lee, P. C. Chiang, P. J. Peng, L. Y. Chen, and C. C. Weng, “Design of 56 Gb/s NRZ and PAM4 SerDes transceivers in CMOS technologies,” IEEE J. Solid-State Circuits, vol. 50, no. 9, pp. 2061–2073, Sep. 2015
[34] Y. H. Kim , D. Lee, D. Lee, and L. S. Kim, “A 10-Gb/s reference-less baud-rate CDR for low power consumption with the direct feedback method,” IEEE Trans. Circuits Syst. II, Express Briefs, vol. 65, no. 11, pp. 1539–1543, Nov. 2018
[35] D. H. Kwon, M. Kim , S. G. Kim, and W. Y. Choi, “A 32-Gb/s PAM-4 quarter-rate clock and data recovery circuit with an input slew-rate tolerant selective transition detector,” IEEE Trans. Circuits Syst. II, Express Briefs, vol. 66, no. 3, pp. 362–366, Mar. 2019
[36] 孫世洋, “以符碼間干擾偵測技術實現自適應等話器之5Gbps半速率時脈與資料回復電路,” 碩士論文, 國立中央大學, 2016.
[37] 鄭宇亨, “具資料獨立相位追蹤補償技術之10Gbps半速率時脈與資料回復電路,” 碩士論文, 國立中央大學, 2018.
|