參考文獻 |
[1] H. M. Fahad and M. M. Hussain "Are Nanotube Architectures More Advantageous Than Nanowire Architectures For Field Effect Transistors?" Sci. Rep. 2, No. 475, 2012.
[2] C. C. Wu et al., "High performance 22/20nm FinFET CMOS devices with advanced high-K/metal gate scheme," 2010 International Electron Devices Meeting, San Francisco, CA, 2010, pp. 27.1.1-27.1.4.
[3] J. A. Smith et al., "Investigation of electrically gate-all-around hexagonal nanowire FET (HexFET) architecture for 5 nm node logic and SRAM applications," 2017 47th European Solid-State Device Research Conference (ESSDERC), Leuven, 2017, pp. 188-191.
[4] I.R. Committee, "International Technology Road map for Semiconductors, " 2020 Edition. Semiconductor Industry Association.
[5] S. M. Salahuddin, K. A. Shaik, A. Gupta, B. Chava, M. Gupta, P. Weckx, J. Ryckaert and A. Spessot,"SRAM With Buried Power Distribution to Improve Write Margin and Performance in Advanced Technology Nodes," in IEEE Electron Device Letters, vol. 40, no. 8, pp. 1261-1264, Aug. 2019.
[6] Z. Guo, D. Kim, S. Nalam, J. Wiedemer, X. Wang and E. Karl, "A 23.6Mb/mm2 SRAM in 10nm FinFET technology with pulsed PMOS TVC and stepped-WL for low-voltage applications," 2018 IEEE International Solid - State Circuits Conference - (ISSCC), San Francisco, CA, 2018.
[7] T. Irisawa et al., "Demonstration of InGaAs/Ge Dual Channel CMOS Inverters with High Electron and Hole Mobility Using Staked 3D Integration," in VLSI Symp. Tech. Dig., 2013, pp. 56-57.
[8] P. Batude et al., "3-D Sequential Integration: A Key Enabling Technology for Heterogeneous Co-Integration of New Function With CMOS, " IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 2, no. 4, December 2012.
[9] J. Y. -. Sun, Yuan Taur, R. H. Dennard and S. P. Klepner, "Submicrometer-channel CMOS for low-temperature operation," in IEEE Transactions on Electron Devices, vol. 34, no. 1, pp. 19-27, Jan. 1987.
[10] A. Beckers, F. Jazaeri, A. Ruffino, C. Bruschini, A. Baschirotto and C. Enz, "Cryogenic characterization of 28 nm bulk CMOS technology for quantum computing," 2017 47th European Solid-State Device Research Conference (ESSDERC), 2017, pp. 62-65.
[11] W. Chakraborty, K. Ni, J. Smith, A. Raychowdhury and S. Datta, "An Empirically Validated Virtual Source FET Model for Deeply Scaled Cool CMOS," 2019 IEEE International Electron Devices Meeting (IEDM), 2019, pp. 39.4.1-39.4.4.
[12] H. L. Chiang et al., "Cold CMOS as a Power-Performance-Reliability Booster for Advanced FinFETs," 2020 IEEE Symposium on VLSI Technology, 2020, pp. 1-2.
[13] M. Lapedus, "FeFETs are a promising next-gen memory based on well understood material," 2018, https://semiengineering.com/a-new memory-contender/
[14] R. Gaillard and G. Poirault, "Numerical simulation of hard errors induced by heavy ions in 4T high density SRAM cells," in IEEE Transactions on Nuclear Science, vol. 41, no. 3, pp. 613-618, June 1994.
[15] K. Noda, K. Matsui, K. Takeda and N. Nakamura, "A loadless CMOS four-transistor SRAM cell in a 0.18-/spl mu/m logic technology," in IEEE Transactions on Electron Devices, vol. 48, no. 12, pp. 2851-2855, Dec. 2001.
[16] M. Yamaoka, K. Osada, R. Tsuchiya, M. Horiuchi, S. Kimura and T. Kawahara, "Low power SRAM menu for SOC application using Yin-Yang-feedback memory cell technology," 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525), 2004.
[17] A. Kotabe et al., "A low-power four-transistor SRAM cell with a stacked vertical poly-silicon PMOS and a dual-word-voltage scheme," in IEEE Journal of Solid-State Circuits, vol. 40, no. 4, pp. 870-876, April 2005.
[18] J. Yang and L. Chen, "A New Loadless 4-Transistor SRAM Cell with a 0.18 µm CMOS Technology," 2007 Canadian Conference on Electrical and Computer Engineering, 2007, pp. 538-541.
[19] B. Giraud, A. Vladimirescu and A. Amara, "In-depth Analysis of 4T SRAM Cells in Double-Gate CMOS," 2007 IEEE International Conference on Integrated Circuit Design and Technology, 2007, pp. 1-4.
[20] B. Giraud, A. Amara and A. Vladimirescu, "A Comparative Study of 6T and 4T SRAM Cells in Double-Gate CMOS with Statistical Variation," 2007 IEEE International Symposium on Circuits and Systems, 2007, pp. 3022-3025.
[21] P. Batude et al., "3D CMOS integration: Introduction of dynamic coupling and application to compact and robust 4T SRAM," 2008 IEEE International Conference on Integrated Circuit Design and Technology and Tutorial, 2008, pp. 281-284.
[22] S. R., N. T. Deshpande and A. R. Aswatha, "Design and Analysis of a New Loadless 4T SRAM Cell in Deep Submicron CMOS Technologies," 2009 Second International Conference on Emerging Trends in Engineering & Technology, 2009, pp. 155-161.
[23] J. -. Noel, O. Thomas, C. Fenouillet-Beranger, M. -. Jaud and A. Amara, "Robust multi-VT 4T SRAM cell in 45nm thin BOx fully-depleted SOI technology with ground plane," 2009 IEEE International Conference on IC Design and Technology, 2009, pp. 191-194.
[24] V. Saripalli, D. K. Mohata, S. Mookerjea, S. Datta and V. Narayanan, "Low Power Loadless 4T SRAM cell based on degenerately doped source (DDS) In0.53Ga0.47As Tunnel FETs," 68th Device Research Conference, 2010, pp. 101-102.
[25] M. Fan, Y. Wu, V. P. Hu, C. Hsieh, P. Su and C. Chuang, "Comparison of 4T and 6T FinFET SRAM Cells for Subthreshold Operation Considering Variability—A Model-Based Approach," in IEEE Transactions on Electron Devices, vol. 58, no. 3, pp. 609-616, March 2011.
[26] V. Asthana, M. Kar, J. Jimenez, J. Noel, S. Haendler and P. Galy, "Circuit optimization of 4T, 6T, 8T, 10T SRAM bitcells in 28nm UTBB FD-SOI technology using back-gate bias control," 2013 Proceedings of the ESSCIRC (ESSCIRC), 2013, pp. 415-418.
[27] A. Shafaei and M. Pedram, "Energy-efficient cache memories using a dual-Vt 4T SRAM cell with read-assist techniques," 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2016, pp. 457-462.
[28] C. Liao, M. Hsu, Y. Chih, J. Chang, Y. King and C. J. Lin, "Zero static-power 4T SRAM with self-inhibit resistive switching load by pure CMOS logic process," 2016 IEEE International Electron Devices Meeting (IEDM), 2016, pp. 16.5.1-16.5.4.
[29] M. Brocard et al., "High density SRAM bitcell architecture in 3D sequential CoolCube™ 14nm technology," 2016 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), 2016, pp. 1-3.
[30] R. Boumchedda et al., "High-Density 4T SRAM Bitcell in 14-nm 3-D CoolCube Technology Exploiting Assist Techniques," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 25, no. 8, pp. 2296-2306, Aug. 2017.
[31] R. Boumchedda et al., "Energy-Efficient 4T SRAM Bitcell with 2T Read-Port for Ultra-Low-Voltage Operations in 28 nm 3D Monolithic CoolCube™ Technology," 2018 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), 2018, pp. 1-7.
[32] C. Shen et al., "Monolithic 3D chip integrated with 500ns NVM, 3ps logic circuits and SRAM," 2013 IEEE International Electron Devices Meeting, Washington, DC, 2013, pp. 9.3.1-9.3.4.
[33] S. Panth, S. Samal, Y. S. Yu and S. K. Lim, "Design challenges and solutions for ultra-high-density monolithic 3D ICs," 2014 SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), Millbrae, CA, 2014, pp. 1-2.
[34] Sentaurus TCAD, R-2020-09 Manual.
[35] V. P.-H Hu and C.-J Liu, "Static Noise Margin Analysis for Cryo-CMOS SRAM Cell, "2021 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT), 2021.
[36] S. -Y. Wu et al., "A 7nm CMOS platform technology featuring 4th generation FinFET transistors with a 0.027um2 high density 6-T SRAM cell for mobile SoC applications," 2016 IEEE International Electron Devices Meeting (IEDM), 2016
[37] F. Andrieu et al., "Design technology co-optimization of 3D-monolithic standard cells and SRAM exploiting dynamic back-bias for ultra-low-voltage operation," 2017 IEEE International Electron Devices Meeting (IEDM), 2017
[38] Lawrence T. Clark, Vinay Vashishtha, Lucian Shifren, Aditya Gujja, Saurabh Sinha, Brian Cline, Chandarasekaran Ramamurthy, Greg Yeric,” A 7-nm finFET predictive process design kit,” Microelectronics Journal, Volume 53, July 2016, Pages 105-115.
[39] S. M. Salahuddin et al., "SRAM With Buried Power Distribution to Improve Write Margin and Performance in Advanced Technology Nodes," in IEEE Electron Device Letters, vol. 40, no. 8, pp. 1261-1264, Aug. 2019.
[40] W. Chakraborty et al., "Cryogenic RF CMOS on 22nm FDSOI Platform with Record fT=495GHz and fMAX=497GHz," 2021 Symposium on VLSI Technology, 2021, pp. 1-2.
[41] V. P.-H Hu, C.-J Liu, H.-L Chiang, J.-F Wang, C.-C Cheng, T.-C Chen, and M.-F Chang, "High-Density and High-Speed 4T FinFET SRAM for Cryogenic Computing," 2021 IEEE International Electron Devices Meeting (IEDM), 2021.
[42] V. P. -H. Hu, C. -W. Su, C. -C. Yu, C. -J. Liu and C. -Y. Weng, "Monolithic 3D SRAM Cell with Stacked Two-Dimensional Materials Based FETs at 2nm Node," 2021 IEEE International Symposium on Circuits and Systems (ISCAS), 2021, pp. 1-5. |