參考文獻 |
[4] Chauchin Su and Yue-Tsang Chen, "Crosstalk effect removal for analog module testing using analog testability bus," in 18th IEEE VLSI Test Symposium, Apr. 2000
[6] Chauchin Su, Yue-Tsang Chen, and Chung-Len Lee, "Analog metrology and stimulus selection in a noisy environment," in 8th Asian Test Symposium, Nov. 1999, pp.233-238.
[7] Chauchin Su and Yue-Tsang Chen, "Comprehensive interconnect bist methodology for virtual socket interface," in 7th Asian Test Symposium, Dec. 1998, pp.259-263
[8] Chauchin Su, Siang-Won Jeng, and Yue-Tsang Chen, "Boundary scan bist methodology for reconfigurable systems," in Proc. 1998 Int;l Test Conferenct, Oct. 1998, pp.774-783.
[9] C.Su and Y.T. Chen, "Analog module metrology using mnabst-1 p1149.4 test chip," in Proc. Seventh Asian Test Symposium, Dec. 1998, pp.378-382.
[10] C. Su Y.T. Chen, and S.J. Jou, "Parasitic effect removal for analog measurement in p1149.4 environment," in Proc. 1997 Int'l Test Conferenct, Nov. 1997, pp.499-508.
[11] Chauchin Su, Yi-Reg Cheng, Yue-Tsang Chen, and Shing Ten Chen, "analog signal metrology for mixed signal ics," in 6th Asian Test Symposium, Nov. 1997, pp. 194-199.
[11] Chauchin Su, Yi-Reg Cheng, Yue-Tsang Chen, and Shing Ten Chen, "analog signal metrology for mixed signal ics," in 6th Asian Test Symposium, Nov. 1997, pp. 194-199.
[13] IEEE Standard 1149.1-1990, "IEEE Standard Test Access Port and Boundary-Scan Architecture," IEEE Standards Board, New York, May 1990.
[14] IEEE Proposed Standard 1149.5, "IEEE Standard Module Test and Maintenance (MTM) Bus Protocol}," IEEE Standards Board, New York, 1994.
[15] K.P. Parker, J.E. McDermid, and S.Oresjo, "Structure and metrology for an analog testability bus," in {em Proc. 1993 Int'l Test Conference}, (Baltimore Maryland), Oct.
1993, pp. 309--322.
[16] ibitem{Parker93}
K.P. Parker, J.E. McDermid, and S.Oresjo, "Structure and metrology for an analog testability bus, in Proc. 1993 Int'l Test Conference}, (Baltimore Maryland), Oct. 1993, pp. 309--322.
[17] L. Whetsel, "Proposal to simplify development of a mixed signal test standard," in Proc. 1996 Int'l Test Conference, (Washington DC)}, Oct. 1996, pp. 400--409.
[18] R.J. Russell, "A method of extending an 1149.1 bus for mixed-signal testing," in Proc. 1996 Int'l Test Conference, (Washington DC)}, Oct. 1996, pp. 410--416.
[19] D.J. Cheek and R. Dandapani, Z"Integration of ieee std 1149.1 and mixed-signal test architectures," in Proc. 1995 Int'l Test Conference, (Washington DC)}, Oct. 1995, pp. 569--576.
[20] IEEE Standard, P1149.4/D20 Draft Standard for a Mixed-Signal Test Bus, IEEE Standards Board, New York, 1998.
[21] IEEE Std 1149.4-1999, Standard Mixed Signal Test Bus , IEEE Standards Board, 1999.
[22] W.D. Becker, P.H. Harms, and R. Mittra, "Time-domain electromagnetic analysis of interconnects in a computer
chip package," IEEE Trans. on Microwave Theory and Techniques, vol. 40, no. 12, pp. 2155--2163, Dec. 1992.
[23] Matsushita, Specification of Analog Boundary Test LSI (MNABST-1), Matsushita Electrical Industrial Co. Ltd., Japan, 1996.
[24] M.Soma, "Challenges in anlog and mixed-signal fault models," in IEEE Circuits Dev. Mag., Jan. 1996, pp. 16--19.
[25] W. Dillon and M. Goldstein, Multivariate analysis, John Wiley and sons, 1996.
[26] L. Heinemann, R. Schulze, P. Wallmeier, and H. Grotstollen, "Modeling of high frequency inductors,in Power Electronics Specialists Conference, June 1994, pp. 876--883.
[27] D.G. Childers et. al., "The cepstrum: A guide to processing," in IEEE Proceeding, Oct. 1977, pp. 1428--1443.
[28] A.V. Oppenheim and R.W. Schafer, Digital Signal Processing, Prentice-Hall Inc., New Jersey U.S.A., 1975.
[29] A. Bennia and S.M. Riad, "An optimization technique for iterative frequency-domain deconvolution," IEEE Trans. Instrumentation and Measurement, pp. 358--362, Apr. 1990.
[29] A. Bennia and S.M. Riad, "An optimization technique for iterative frequency-domain deconvolution," IEEE Trans. Instrumentation and Measurement, pp. 358--362, Apr. 1990.
[31] J.R. Birchak and H.K. Haill, "Coupling coefficients for signal lines separated by ground lines on pc boards," in Proc. 1989 International Test Conference, 1989, pp.190--198.
[32] V.D. Agrawal, "Testing in a mixed-signal world," in Ninth Annual IEEE International ASIC Conference and Exhibit, 1996, pp. 241--244.
[33] John McDermid, "Limited access testing: Ieee 1149.4 instrumentation and methods," in Proc. 1998 Int'l Test Conference, Oct. 1998, pp. 388--395.
[34] S. Sunter, "A low cost 100 mhz analog test bus," in VLSI Test Symposium, 1995, pp. 60--65.
[35] H. Spence, "Automatic analog fault simulation," in AUTOTESTCFON'96}, 1996, pp. 17--22.
[36] G.W. Roberts, "Improving the testability of mixed-signal integrated circuits," in Custom Integrated Circuits Conference, 1997, pp. 214--221.
[37] W.M. Lindermeir, "Design of robust test criteria in analog testing," in International Conference on Computer-Aided Design, 1996, pp. 514--521.
[38] A.K. Majhi and V.D. Agrawal, "Mixed-signal test," in International Conference on VLSI Design, 1998, pp. 285--288.
[39] T. Zwemstra and G.P.H. Seuren, "Analog test signal generation on a digital tester," in Proceedings of European Test Conference 93, Third, 1993, pp. 329--337.
[40] W.M. Lindermeir, E.H. Graeb, and K.J. Antreich, "Design based analog testing by characteristic observation
inference," in Internalation Conference on Computer-Aided Design, 1995, pp. 620--626.
inference," in Internalation Conference on Computer-Aided Design, 1995, pp. 620--626.
[42] S. Sunter and N. Nagi, "Test metrics for analog parametric faults," in Proc. 1999 VLSI Test Symposium, 1999, pp. 226--234.
[42] S. Sunter and N. Nagi, "Test metrics for analog parametric faults," in Proc. 1999 VLSI Test Symposium, 1999, pp. 226--234.
[42] S. Sunter and N. Nagi, "Test metrics for analog parametric faults," in Proc. 1999 VLSI Test Symposium, 1999, pp. 226--234.
[45] J. Rzeszut, B. Kaminska, and Y. Savaria, "A new method for testing mixed analog and digital circuits," in Asian Test Symposium}, 1995, pp. 127--132.
[46] J.A. Starzyk, Z.H. Liu, and J. Zou, "An organization of the test bus for analog and mixed-signal systems," in 12th IEEE VLSI Test Symposium, 1994, pp. 247--251.
[47] J.S. Matos, A.C. Leao, and J.C. Ferreira, "Control and observation of analog nodes in imxed-signal boards," in International Test Conference, 1993, pp. 323--331.
[48] L. Klein and J. Bridgeman, "An architecture for high-speed analog in-circuit testing," in International Test Conference, 1990, pp. 562--564.
[48] L. Klein and J. Bridgeman, "An architecture for high-speed analog in-circuit testing," in International Test Conference, 1990, pp. 562--564.
[50] A. Balivada, J. Chen, and J. Abraham, "Analog testing with time response parameters," IEEE Design & Test of Computers, vol. 13, no. 2, pp. 18--25, Summer 1996.
[51] G. Devarayanadurg, M. Soma, P. Goteti, and S.D. Huynh, "Test set selection for structural faults in analog ic's," IEEE Transactions on Computer-Aided Design of Integrated
Circuits and Systems, vol. 18, no. 7, pp. 1026--1039, July 1999.
[52] E.M. Hawrysh and G.W. Roberts, "An integration of memory-based analog signal generation into current dft architectures," in International Test Conference, 1996, pp. 528--537.
[53] E.M. Hawrysh and G.W. Roberts, "An integration of memory-based analog signal generation into current dft architectures," IEEE Transactions on Instrumentation and Measurement, vol. 47,
no. 3, pp. 748--759, June 1998.
[54] M. Borkowska and R. Gonera, "Investigations of mixed-signal circuits equipped with innovative test bus," in Proceedings of the 16th IEEE Instrumentation and Measurement
Technology, 1999, vol. 3, pp. 1553--1557.
[55] L. Carro and M. Negreiros, "Efficient analog test methodology based on adaptive algorithm," in Design Automation Conference, 1998, pp. 32--37.
[56] M.K. Iyer and M.L. Bushnell, "Effect of noise on analog circuit testing," in VLSI Test Symposium, 1998, pp. 138--144.
[56] M.K. Iyer and M.L. Bushnell, "Effect of noise on analog circuit testing," in VLSI Test Symposium, 1998, pp. 138--144.
[58] M. Soma, "Challenges and approaches in mixed signal rf testing," in ASIC Conference and EXHibit, 1997, pp. 33--37.
[58] M. Soma, "Challenges and approaches in mixed signal rf testing," in ASIC Conference and EXHibit, 1997, pp. 33--37.
[60] A. Osseiran, "Getting to a test standard for mixed-signal boards," in Midwest Symposium on Circuits and Systems, 1996, pp. 1157--1161.
[60] A. Osseiran, "Getting to a test standard for mixed-signal boards," in Midwest Symposium on Circuits and Systems, 1996, pp. 1157--1161.
[62] R. Hulse, "A mixed signal analog test bus framework," in International Test Conference, 1992, p. 554.
[62] R. Hulse, "A mixed signal analog test bus framework," in International Test Conference, 1992, p. 554.
[64] N.B. Hamida and B. Kaminska, "Analog circuit testing based on sensitivity computation and new circuit modeling," in IEEE International Test Conference, 1993, pp. 652--661.
[65] B. Ayari, Ben N. Hamida, and B. Kaminska, "Automatic test vector generation for mixed-signal circuits," in Proceedings European Design and Test Conference}, 1995, pp. 458--463.
[65] B. Ayari, Ben N. Hamida, and B. Kaminska, "Automatic test vector generation for mixed-signal circuits," in Proceedings European Design and Test Conference}, 1995, pp. 458--463.
[67] G. Devarayanadurg and M. Soma, "Analytical fault modeling and static test generation for analog ics," in International Conference on Computer Aided Design, 1994, pp. 44--47.
[68] Z. You, E. Sanchez-Sincencio, and J.P. Gyvez, "Analog system level fault diagnosis based on symbolic method in the
frequency domain," IEEE Trans. on Instrumentation and Measurement, vol. 44, no. 1, pp. 28--34, February 1995. |