參考文獻 |
[ 1 ]Jean-Pierre Schoellkopf, "Impact of Interconnect Performances on Circuit Design," IEEE, pp. 53-55, 1998.
[ 2 ]Z. Lin, C. J. Spanos, L. S. Milor, and Y. T. Lin, "Circuit Sensitivity to Inter-connect Variation," IEEE Trans. on Semiconductor Manufacturing, vol. 11, no. 2, pp. 557-568, November 1998.
[ 3 ]S. Bothra, B. Rogers, M. Kellam, and C. M. Osbum, "Analysis of the Ef-fects of Scaling on Interconnect Delay In ULSI Circuits," IEEE Trans. on Electron Devices, vol. 40, no. 3, pp. 591-597, March 1993.
[ 4 ]S. Y. Oh, K. Rahmat, O. S. Nakagawa, and J. Moll, "A Scaling Scheme and Optimization Methodology for Deep Sub-Micron Interconnect," IEEE, pp. 320-325, 1996.
[ 5 ]Virtual Socket Interface Proposal, VSI Alliance, October 1996.
[ 6 ]"IEEE Standard Test Access Port and Boundary-Scan Architecture," IEEE Standard 1149.1-1990, IEEE Standards Board, New York , May 1990.
[ 7 ]A. Deutsch, W. D. Becker, G. A. Katopis, and H. Smith et al., "Design Guidelines for Short, Medium, and Long On-chip interconnections," IEEE, pp. 30-32, 1996.
[ 8 ]Laszlo Gal, "On-Chip Crosstalk - the New Signal Integrity Challenge," IEEE 1995 Custom Integrated Circuits Conference, pp. 251-254, 1995.
[ 9 ]Lynne Green, "Simulation and Modeling - Understanding the Importance of Signal Integrity," Circuit and Devices, pp. 7-10, 1999.
[ 10 ]A. Vittal, L. H. Chen, M. M. Sadowska, K. P. Wang, and S. Yang, "Crosstalk in VLSI Interconnections," IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 12, pp. 1817-1824, December 1999.
[ 11] Z. Yang and S. Mourad, "Deep Submicron On-chip Crosstalk," IEEE, pp. 1788-1793, 1999.
[ 12 ]D. H. Cho, Y. S. Eo, M. H. Seung, and N. H. Kim et al., "Interconnect Ca-pacitance, crosstalk, and Signal Delay for 0.35um CMOS Technology," IEEE, pp. 619-622, 1996.
[ 13 ]A. J. Fix and K. A. Jenkins, "Laser Stimulated Beam Prober for 15 ps reso-lution waveform measurement," IEEE Eng., vol. 24, pp. 81-88, 1994.
[ 14 ]J. Cartrysse, "Measured Distortion of the Output-waveform of an integrated operational amplifier due to substrate noise," IEEE Trans. on Electromag-netic Comparability, vol. 37, pp.310-312, May 1995.
[ 15 ]J. Catrysse, A. Sinnaeve, and G. Vandecasteele, "Measured Crosstalk on Chips Using Specially Designed Components," IEEE Trans. on Electro-magnetic Compatibility, vol. 37, no. 2, pp. 313-315, May 1995.
[ 16 ]F. Moll, M. Roca, and A. Rubio, "Measurement of Crosstalk-induced delay errors in Integrited Circuits," Electron Letters, vol. 33, no. 19, pp. 1623-1624, September 1997.
[ 17 ]S. Delmas-Bendhia, F. Caignet, E, Sicard, and M.Roca, "On-chip Sampling in CMOS Circuits," IEEE Trans. on Electromagnetic Compatibility, vol. 41, no. 4, pp. 403-406, November 1999.
[ 18 ]S. D. Bendhia, F. Caignet, and E. Sicard, "A Test-Vehicle for Characteriza-tion of Submicron Transistors and Interconnects," IEEE, pp. 69-74, 1998.
[ 19 ]J. Fourniols. M, Roca, F. Caignet, and E. Sicard, "Characterization of Crosstalk Noise in Submicron CMOS Integrated Circuits: An Experimental View," IEEE Trans. on Electromagnetic compatibility, vol. 40, no. 3, pp. 271-280, August 1998.
[ 20 ]J. Y. Fourniols, E. Sicard, and C. Garres, "Measurement Techniques for Coupling Characterization inside CMOS Integrated Circuits," IEEE, pp. 232-236, 1994.
[ 21 ]Takayasu Sakurai, "Closed-Form Expressions for Interconnection Delay Coupling, and Crosstalk in VLSI's," IEEE Trans. on Electron Devices, vol.40, no. 1, pp. 118-124, January 1993. |